Home | History | Annotate | Download | only in x86

Lines Matching refs:MIR

237   void GenFusedFPCmpBranch(BasicBlock* bb, MIR* mir, bool gt_bias, bool is_double) OVERRIDE;
238 void GenFusedLongCmpBranch(BasicBlock* bb, MIR* mir) OVERRIDE;
239 void GenSelect(BasicBlock* bb, MIR* mir) OVERRIDE;
249 void GenLargePackedSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) OVERRIDE;
250 void GenLargeSparseSwitch(MIR* mir, DexOffset table_offset, RegLocation rl_src) OVERRIDE;
482 void GenMultiplyVectorSignedByte(BasicBlock *bb, MIR *mir);
483 void GenShiftByteVector(BasicBlock *bb, MIR *mir);
486 void AppendOpcodeWithConst(X86OpCode opcode, int reg, MIR* mir);
523 * @details The mir->dalvikInsn.vA specifies an N such that vector registers
527 * @param mir whose vA specifies the number of registers to reserve
529 void ReserveVectorRegisters(MIR* mir);
539 * @param bb The basic block in which the MIR is from.
540 * @param mir The MIR whose opcode is kMirConstVector
544 void GenConst128(BasicBlock* bb, MIR* mir);
547 * @brief MIR to move a vectorized register to another.
548 * @param bb The basic block in which the MIR is from.
549 * @param mir The MIR whose opcode is kMirConstVector.
554 void GenMoveVector(BasicBlock *bb, MIR *mir);
558 * @param bb The basic block in which the MIR is from.
559 * @param mir The MIR whose opcode is kMirConstVector.
564 void GenMultiplyVector(BasicBlock *bb, MIR *mir);
568 * @param bb The basic block in which the MIR is from.
569 * @param mir The MIR whose opcode is kMirConstVector.
574 void GenAddVector(BasicBlock *bb, MIR *mir);
578 * @param bb The basic block in which the MIR is from.
579 * @param mir The MIR whose opcode is kMirConstVector.
584 void GenSubtractVector(BasicBlock *bb, MIR *mir);
588 * @param bb The basic block in which the MIR is from.
589 * @param mir The MIR whose opcode is kMirConstVector.
594 void GenShiftLeftVector(BasicBlock *bb, MIR *mir);
598 * @param bb The basic block in which the MIR is from.
599 * @param mir The MIR whose opcode is kMirConstVector.
604 void GenSignedShiftRightVector(BasicBlock *bb, MIR *mir);
608 * @param bb The basic block in which the MIR is from..
609 * @param mir The MIR whose opcode is kMirConstVector.
614 void GenUnsignedShiftRightVector(BasicBlock *bb, MIR *mir);
622 void GenAndVector(BasicBlock *bb, MIR *mir);
626 * @param bb The basic block in which the MIR is from.
627 * @param mir The MIR whose opcode is kMirConstVector.
632 void GenOrVector(BasicBlock *bb, MIR *mir);
636 * @param bb The basic block in which the MIR is from.
637 * @param mir The MIR whose opcode is kMirConstVector.
642 void GenXorVector(BasicBlock *bb, MIR *mir);
646 * @param bb The basic block in which the MIR is from.
647 * @param mir The MIR whose opcode is kMirConstVector.
653 void GenAddReduceVector(BasicBlock *bb, MIR *mir);
657 * @param bb The basic block in which the MIR is from.
658 * @param mir The MIR whose opcode is kMirConstVector.
664 void GenReduceVector(BasicBlock *bb, MIR *mir);
668 * @param bb The basic block in which the MIR is from.
669 * @param mir The MIR whose opcode is kMirConstVector.
674 void GenSetVector(BasicBlock *bb, MIR *mir);
678 * @param bb The basic block in which the MIR is from.
679 * @param mir The MIR whose opcode is a non-standard opcode.
681 void GenMachineSpecificExtendedMethodMIR(BasicBlock* bb, MIR* mir);
832 * @brief Perform MIR analysis before compiling method.
851 * @brief Analyze MIR before generating code, to prepare for the code generation.
862 * @brief Analyze one extended MIR instruction
863 * @param opcode MIR instruction opcode.
865 * @param mir Extended instruction to analyze.
867 void AnalyzeExtendedMIR(int opcode, BasicBlock * bb, MIR *mir);
870 * @brief Analyze one MIR instruction
871 * @param opcode MIR instruction opcode.
873 * @param mir Instruction to analyze.
875 virtual void AnalyzeMIR(int opcode, BasicBlock * bb, MIR *mir);
878 * @brief Analyze one MIR float/double instruction
879 * @param opcode MIR instruction opcode.
881 * @param mir Instruction to analyze.
883 void AnalyzeFPInstruction(int opcode, BasicBlock * bb, MIR *mir);
892 * @brief Analyze one invoke-static MIR instruction
893 * @param opcode MIR instruction opcode.
895 * @param mir Instruction to analyze.
897 void AnalyzeInvokeStatic(int opcode, BasicBlock * bb, MIR *mir);
899 // Information derived from analysis of MIR
933 * @param mir A kMirOpConst128b MIR instruction to match.
936 LIR *ScanVectorLiteral(MIR *mir);
940 * @param mir A kMirOpConst128b MIR instruction to match.
942 LIR *AddVectorLiteral(MIR *mir);