Home | History | Annotate | Download | only in x86_64

Lines Matching refs:Operand

61 class Operand {
106   // Operand can be sub classed (e.g: Address).
107   Operand() : rex_(0), length_(0) { }
149   explicit Operand(CpuRegister reg) : rex_(0), length_(0) { SetModRM(3, reg); }
151   // Get the operand encoding byte at the given index.
160   DISALLOW_COPY_AND_ASSIGN(Operand);
164 class Address : public Operand {
440   void shll(CpuRegister operand, CpuRegister shifter);
442   void shrl(CpuRegister operand, CpuRegister shifter);
444   void sarl(CpuRegister operand, CpuRegister shifter);
626   void EmitOperand(uint8_t rm, const Operand& operand);
628   void EmitComplex(uint8_t rm, const Operand& operand, const Immediate& immediate);
634   void EmitGenericShift(int rm, CpuRegister operand, CpuRegister shifter);
645   void EmitOptionalRex32(const Operand& operand);
646   void EmitOptionalRex32(CpuRegister dst, const Operand& operand);
647   void EmitOptionalRex32(XmmRegister dst, const Operand& operand);
652   void EmitRex64(CpuRegister dst, const Operand& operand);
656   void EmitOptionalByteRegNormalizingRex32(CpuRegister dst, const Operand& operand);