Home | History | Annotate | Download | only in opts

Lines Matching refs:vsrc

118     uint8x8_t vda, visa, vsrc, vdst;
133 vsrc = vshrn_n_u16(vsrc_wide, 8);
136 vsrc += vdst;
137 vsrc = vset_lane_u8(da, vsrc, 3);
139 return vget_lane_u32(vreinterpret_u32_u8(vsrc), 0);
148 uint8x8_t vsa, vida, vsrc, vdst;
163 vsrc = vshrn_n_u16(vsrc_wide, 8);
166 vsrc += vdst;
167 vsrc = vset_lane_u8(sa, vsrc, 3);
169 return vget_lane_u32(vreinterpret_u32_u8(vsrc), 0);
180 uint8x8_t vsrc, vdst, visa, vida;
185 vsrc = vreinterpret_u8_u32(vdup_n_u32(src));
188 vsrc_wide = vmull_u8(vsrc, vida);
197 vsrc = vshrn_n_u16(vsrc_wide, 8);
200 vsrc += vdst;
202 vsrc = vset_lane_u8(ret_alpha, vsrc, 3);
204 return vget_lane_u32(vreinterpret_u32_u8(vsrc), 0);
209 uint8x8_t vsrc, vdst;
210 vsrc = vreinterpret_u8_u32(vdup_n_u32(src));
212 vsrc = vqadd_u8(vsrc, vdst);
214 return vget_lane_u32(vreinterpret_u32_u8(vsrc), 0);
219 uint8x8_t vsrc, vdst, vres;
222 vsrc = vreinterpret_u8_u32(vdup_n_u32(src));
225 vres_wide = vmull_u8(vsrc, vdst);
772 uint8x8x4_t vsrc, vdst, vres;
775 "vld4.u8 %h[vsrc], [%[src]]! \t\n"
777 : [vsrc] "=w" (vsrc), [vdst] "=w" (vdst), [src] "+&r" (src)
800 vsrc.val[0] = d0; vdst.val[0] = d4;
801 vsrc.val[1] = d1; vdst.val[1] = d5;
802 vsrc.val[2] = d2; vdst.val[2] = d6;
803 vsrc.val[3] = d3; vdst.val[3] = d7;
806 vres = procSIMD(vsrc, vdst);
868 uint8x8x4_t vdst32, vsrc, vres;
873 vsrc = vld4_u8((uint8_t*)src);
877 "vld4.u8 %h[vsrc], [%[src]]! \t\n"
878 : [vsrc] "=w" (vsrc), [src] "+&r" (src)
893 vsrc.val[0] = d0;
894 vsrc.val[1] = d1;
895 vsrc.val[2] = d2;
896 vsrc.val[3] = d3;
901 vres = procSIMD(vsrc, vdst32);