Home | History | Annotate | Download | only in arm

Lines Matching refs:shift_op

281 Operand::Operand(Register rm, ShiftOp shift_op, int shift_imm) {
286 shift_op_ = shift_op;
289 if ((shift_op == ROR) && (shift_imm == 0)) {
292 shift_op = LSL;
293 } else if (shift_op == RRX) {
302 Operand::Operand(Register rm, ShiftOp shift_op, Register rs) {
303 DCHECK(shift_op != RRX);
306 shift_op_ = shift_op;
329 ShiftOp shift_op, int shift_imm, AddrMode am) {
333 shift_op_ = shift_op;
1756 DCHECK(src2.shift_op() == LSL);
1775 DCHECK(src2.shift_op() == ASR);
1797 DCHECK((src.shift_op() == ROR) ||
1798 ((src.shift_op() == LSL) && (src.shift_imm_ == 0)));
1821 DCHECK((src2.shift_op() == ROR) ||
1822 ((src2.shift_op() == LSL) && (src2.shift_imm_ == 0)));
1843 DCHECK((src.shift_op() == ROR) ||
1844 ((src.shift_op() == LSL) && (src.shift_imm_ == 0)));