Home | History | Annotate | Download | only in arm64

Lines Matching refs:reg3

412                                               Register reg3 = NoReg,
420                 const CPURegister& reg3 = NoReg,
433                         const CPURegister& reg3 = NoCPUReg,
450                       CPURegister reg3 = NoCPUReg,
452       : list_(reg1.Bit() | reg2.Bit() | reg3.Bit() | reg4.Bit()),
454     DCHECK(AreSameSizeAndType(reg1, reg2, reg3, reg4));