Home | History | Annotate | Download | only in SelectionDAG

Lines Matching defs:SU

79   SUnit *SU = &SUnits.back();
84 SU->SchedulingPref = Sched::None;
86 SU->SchedulingPref = TLI.getSchedulingPreference(N);
87 return SU;
91 SUnit *SU = newSUnit(Old->getNode());
92 SU->OrigNode = Old->OrigNode;
93 SU->Latency = Old->Latency;
94 SU->isVRegCycle = Old->isVRegCycle;
95 SU->isCall = Old->isCall;
96 SU->isCallOp = Old->isCallOp;
97 SU->isTwoAddress = Old->isTwoAddress;
98 SU->isCommutable = Old->isCommutable;
99 SU->hasPhysRegDefs = Old->hasPhysRegDefs;
100 SU->hasPhysRegClobbers = Old->hasPhysRegClobbers;
101 SU->isScheduleHigh = Old->isScheduleHigh;
102 SU->isScheduleLow = Old->isScheduleLow;
103 SU->SchedulingPref = Old->SchedulingPref;
105 return SU;
414 SUnit *SU = CallSUnits.pop_back_val();
415 for (const SDNode *SUNode = SU->getNode(); SUNode;
434 for (unsigned su = 0, e = SUnits.size(); su != e; ++su) {
435 SUnit *SU = &SUnits[su];
436 SDNode *MainNode = SU->getNode();
443 SU->isTwoAddress = true;
448 SU->isCommutable = true;
452 for (SDNode *N = SU->getNode(); N; N = N->getGluedNode()) {
455 SU->hasPhysRegClobbers = true;
460 SU
468 if (OpSU == SU) continue; // In the same group.
499 ST.adjustSchedDependency(OpSU, SU, Dep);
502 if (!SU->addPred(Dep) && !Dep.isCtrl() && OpSU->NumRegDefsLeft > 1) {
558 ScheduleDAGSDNodes::RegDefIter::RegDefIter(const SUnit *SU,
560 : SchedDAG(SD), Node(SU->getNode()), DefIdx(0), NodeNumDefs(0) {
583 void ScheduleDAGSDNodes::InitNumRegDefsLeft(SUnit *SU) {
584 assert(SU->NumRegDefsLeft == 0 && "expect a new node");
585 for (RegDefIter I(SU, this); I.IsValid(); I.Advance()) {
586 assert(SU->NumRegDefsLeft < USHRT_MAX && "overflow is ok but unexpected");
587 ++SU->NumRegDefsLeft;
591 void ScheduleDAGSDNodes::computeLatency(SUnit *SU) {
592 SDNode *N = SU->getNode();
598 SU->Latency = 0;
604 SU->Latency = 1;
611 SU->Latency = HighLatencyCycles;
613 SU->Latency = 1;
619 SU->Latency = 0;
620 for (SDNode *N = SU->getNode(); N; N = N->getGluedNode())
622 SU->Latency += TII->getInstrLatency(InstrItins, N);
652 void ScheduleDAGSDNodes::dumpNode(const SUnit *SU) const {
654 if (!SU->getNode()) {
659 SU->getNode()->dump(DAG);
662 for (SDNode *N = SU->getNode()->getGluedNode(); N; N = N->getGluedNode())
676 if (SUnit *SU = Sequence[i])
677 SU->dump(this);
758 EmitPhysRegCopy(SUnit *SU, DenseMap<SUnit*, unsigned> &VRBaseMap,
760 for (SUnit::const_pred_iterator I = SU->Preds.begin(), E = SU->Preds.end();
769 for (SUnit::const_succ_iterator II = SU->Succs.begin(),
770 EE = SU->Succs.end(); II != EE; ++II) {
782 unsigned VRBase = MRI.createVirtualRegister(SU->CopyDstRC);
783 bool isNew = VRBaseMap.insert(std::make_pair(SU, VRBase)).second;
818 SUnit *SU = Sequence[i];
819 if (!SU) {
827 if (!SU->getNode()) {
829 EmitPhysRegCopy(SU, CopyVRBaseMap, InsertPos);
834 for (SDNode *N = SU->getNode()->getGluedNode(); N; N = N->getGluedNode())
838 Emitter.EmitNode(GluedNodes.back(), SU->OrigNode != SU, SU->isCloned,
845 Emitter.EmitNode(SU->getNode(), SU->OrigNode != SU, SU->isCloned,
849 ProcessSourceNode(SU->getNode(), DAG, Emitter, VRBaseMap, Orders,