Home | History | Annotate | Download | only in ARM

Lines Matching refs:IsLoad

233   SDNode *SelectVLDSTLane(SDNode *N, bool IsLoad,
2050 SDNode *ARMDAGToDAGISel::SelectVLDSTLane(SDNode *N, bool IsLoad,
2102 if (IsLoad) {
2152 if (!IsLoad)