Home | History | Annotate | Download | only in Mips

Lines Matching full:mips

1 //===-- MipsSubtarget.cpp - Mips Subtarget Information --------------------===//
10 // This file implements the Mips specific subclass of TargetSubtargetInfo.
15 #include "Mips.h"
28 #define DEBUG_TYPE "mips-subtarget"
37 "mips-mixed-16-32",
44 "mips-os16",
47 "floating point as Mips 16"),
52 cl::desc("MIPS: mips16 hard float enable."),
58 cl::desc("MIPS: mips16 constant islands enable."),
61 /// Select the Mips CPU for the given triple and cpu name.
65 if (TT.getArch() == Triple::mips || TT.getArch() == Triple::mipsel)
78 // There are both little and big endian mips.
125 // Don't even attempt to generate code for MIPS-I, MIPS-II, MIPS-III, and
126 // MIPS-V. They have not been tested and currently exist for the integrated
129 report_fatal_error("Code generation for MIPS-I is not implemented", false);
131 report_fatal_error("Code generation for MIPS-II is not implemented", false);
133 report_fatal_error("Code generation for MIPS-III is not implemented",
136 report_fatal_error("Code generation for MIPS-V is not implemented", false);
140 assert((((getFeatureBits() & Mips::FeatureO32) != 0) +
141 ((getFeatureBits() & Mips::FeatureEABI) != 0) +
142 ((getFeatureBits() & Mips::FeatureN32) != 0) +
143 ((getFeatureBits() & Mips::FeatureN64) != 0)) == 1);
185 CriticalPathRCs.push_back(isGP64bit() ? &Mips::GPR64RegClass
186 : &Mips::GPR32RegClass);