Home | History | Annotate | Download | only in PowerPC

Lines Matching refs:FSEL

238   // PowerPC wants to turn select_cc of FP into fsel when possible.
763 case PPCISD::FSEL: return "PPCISD::FSEL";
4976 /// LowerSELECT_CC - Lower floating point select_cc's into fsel instruction when
4979 // Not FP? Not a fsel.
4985 // general, fsel-based lowering of select is a finite-math-only optimization.
5004 default: break; // SETUO etc aren't handled by fsel.
5010 Sel1 = DAG.getNode(PPCISD::FSEL, dl, ResVT, LHS, TV, FV);
5013 return DAG.getNode(PPCISD::FSEL, dl, ResVT,
5017 std::swap(TV, FV); // fsel is natively setge, swap operands for setlt
5022 return DAG.getNode(PPCISD::FSEL, dl, ResVT, LHS, TV, FV);
5025 std::swap(TV, FV); // fsel is natively setge, swap operands for setlt
5030 return DAG.getNode(PPCISD::FSEL, dl, ResVT,
5036 default: break; // SETUO etc aren't handled by fsel.
5043 Sel1 = DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, TV, FV);
5046 return DAG.getNode(PPCISD::FSEL, dl, ResVT,
5053 return DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, FV, TV);
5059 return DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, TV, FV);
5065 return DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, FV, TV);
5071 return DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, TV, FV);