Home | History | Annotate | Download | only in X86

Lines Matching defs:Reg

98     void setBaseReg(SDValue Reg) {
100 Base_Reg = Reg;
657 // Base and index reg must be 0 in order to use %rip as base.
740 // Post-processing: Convert lea(,%reg,2) to lea(%reg,%reg), which has
1106 SDValue Reg;
1113 Reg = MulVal.getNode()->getOperand(0);
1118 Reg = N.getNode()->getOperand(0);
1120 Reg = N.getNode()->getOperand(0);
1123 AM.IndexReg = AM.Base_Reg = Reg;
1492 // Don't match just leal(,%reg,2). It's cheaper to do addl %reg, %reg, or with
1497 // FIXME: We are artificially lowering the criteria to turn ADD %reg, $GA
2585 SDValue Reg = N0.getNode()->getOperand(0);
2596 Reg = SDValue(CurDAG->getMachineNode(X86::COPY_TO_REGCLASS, dl,
2597 Reg.getValueType(), Reg, RC), 0);
2602 MVT::i8, Reg);
2621 SDValue Reg = N0.getNode()->getOperand(0);
2632 Reg = SDValue(CurDAG->getMachineNode(X86::COPY_TO_REGCLASS, dl,
2633 Reg.getValueType(), Reg
2637 MVT::i8, Reg);
2657 SDValue Reg = N0.getNode()->getOperand(0);
2661 MVT::i16, Reg);
2679 SDValue Reg = N0.getNode()->getOperand(0);
2683 MVT::i32, Reg);