Home | History | Annotate | Download | only in ARM

Lines Matching full:lsl

6 ; CHECK: add r0, r0, r0, lsl #3
14 ; CHECK: rsb r0, r0, r0, lsl #3
22 ; CHECK: add r0, r0, r0, lsl #2
30 ; CHECK: add r0, r0, r0, lsl #1
38 ; CHECK: add r0, r0, r0, lsl #1
39 ; CHECK: lsl{{.*}}#12
47 ; CHECK: add r0, r0, r0, lsl #3
56 ; CHECK: sub r0, r0, r0, lsl #3
64 ; CHECK: add r0, r0, r0, lsl #2
73 ; CHECK: sub r0, r0, r0, lsl #2
81 ; CHECK: sub r0, r0, r0, lsl #2
82 ; CHECK: lsl{{.*}}#12