Home | History | Annotate | Download | only in ARM

Lines Matching full:lsl

6 	ldr r0, [r0, r0, lsl #0]
7 ldr r0, [r0, r0, lsl #16]
17 @ CHECK: ldr r0, [r0, r0, lsl #16] @ encoding: [0x00,0x08,0x90,0xe7]
26 pld [r0, r0, lsl #0]
27 pld [r0, r0, lsl #16]
37 @ CHECK: [r0, r0, lsl #16] @ encoding: [0x00,0xf8,0xd0,0xf7]
46 str r0, [r0, r0, lsl #0]
47 str r0, [r0, r0, lsl #16]
57 @ CHECK: str r0, [r0, r0, lsl #16] @ encoding: [0x00,0x08,0x80,0xe7]
70 str r6, [r7], r8, lsl #0
84 adc r3, r6, r10, lsl #0
85 adc r4, r5, lr, lsl #16
95 @ CHECK: adc r4, r5, lr, lsl #16 @ encoding: [0x0e,0x48,0xa5,0xe0]
104 cmp r3, r6, lsl #0
105 cmp r4, r5, lsl #16
115 @ CHECK: cmp r4, r5, lsl #16 @ encoding: [0x05,0x08,0x54,0xe1]