Lines Matching refs:reg_not_zero
75 reg_zero, reg_not_zero,363 VIXL_STATIC_ASSERT((reg_zero == (reg_not_zero ^ 1)) &&