HomeSort by relevance Sort by last modified time
    Searched defs:ISD (Results 1 - 12 of 12) sorted by null

  /external/llvm/include/llvm/Target/
CostTable.h 23 int ISD;
30 int CostTableLookup(const CostTblEntry<TypeTy> *Tbl, unsigned len, int ISD,
33 if (ISD == Tbl[i].ISD && Ty == Tbl[i].Type)
42 int CostTableLookup(const CostTblEntry<TypeTy>(&Tbl)[N], int ISD,
44 return CostTableLookup(Tbl, N, ISD, Ty);
50 int ISD;
60 unsigned len, int ISD, CompareTy Dst,
63 if (ISD == Tbl[i].ISD && Src == Tbl[i].Src && Dst == Tbl[i].Dst
    [all...]
TargetCallingConv.h 24 namespace ISD {
  /external/llvm/lib/MC/
MCMachOStreamer.cpp 245 IndirectSymbolData ISD;
246 ISD.Symbol = Symbol;
247 ISD.SectionData = getCurrentSectionData();
248 getAssembler().getIndirectSymbols().push_back(ISD);
MCELFStreamer.cpp 130 IndirectSymbolData ISD;
131 ISD.Symbol = Symbol;
132 ISD.SectionData = getCurrentSectionData();
133 getAssembler().getIndirectSymbols().push_back(ISD);
  /external/llvm/lib/Target/AArch64/
AArch64TargetTransformInfo.cpp 297 int ISD = TLI->InstructionOpcodeToISD(Opcode);
298 assert(ISD && "Invalid opcode");
308 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i32, 1 },
309 { ISD::SINT_TO_FP, MVT::v4f32, MVT::v4i32, 1 },
310 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i64, 1 },
311 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i32, 1 },
312 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i32, 1 },
313 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i64, 1 },
316 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i8, 3 },
317 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i16, 3 }
    [all...]
  /external/llvm/lib/Target/PowerPC/
PPCTargetTransformInfo.cpp 351 int ISD = TLI->InstructionOpcodeToISD(Opcode);
352 assert(ISD && "Invalid opcode");
367 if (ISD == ISD::INSERT_VECTOR_ELT)
374 if (ISD == ISD::EXTRACT_VECTOR_ELT ||
375 ISD == ISD::INSERT_VECTOR_ELT)
  /external/clang/test/CXX/temp/temp.spec/temp.expl.spec/
examples.cpp 231 namespace ISD {
233 template class BasicStringPiece<int>; // expected-error {{explicit instantiation of undefined template 'spec_vs_expl_inst::ISD::BasicStringPiece<int>'}}
  /external/llvm/lib/CodeGen/
BasicTargetTransformInfo.cpp 190 (TLI->isOperationLegalOrCustom(ISD::BR_JT, MVT::Other) ||
191 TLI->isOperationLegalOrCustom(ISD::BRIND, MVT::Other));
197 return TLI->isTypeLegal(VT) && TLI->isOperationLegalOrCustom(ISD::FSQRT, VT);
294 int ISD = TLI->InstructionOpcodeToISD(Opcode);
295 assert(ISD && "Invalid opcode");
304 if (TLI->isOperationLegalOrPromote(ISD, LT.second)) {
314 if (!TLI->isOperationExpand(ISD, LT.second)) {
361 int ISD = TLI->InstructionOpcodeToISD(Opcode);
362 assert(ISD && "Invalid opcode");
386 TLI->isOperationLegalOrPromote(ISD, DstLT.second)
    [all...]
  /external/llvm/lib/Target/ARM/
ARMTargetTransformInfo.cpp 185 int ISD = TLI->InstructionOpcodeToISD(Opcode);
186 assert(ISD && "Invalid opcode");
191 { ISD::FP_ROUND, MVT::v2f64, 2 },
192 { ISD::FP_EXTEND, MVT::v2f32, 2 },
193 { ISD::FP_EXTEND, MVT::v4f32, 4 }
196 if (Src->isVectorTy() && ST->hasNEON() && (ISD == ISD::FP_ROUND ||
197 ISD == ISD::FP_EXTEND)) {
199 int Idx = CostTableLookup(NEONFltDblTbl, ISD, LT.second)
    [all...]
  /external/llvm/lib/Target/X86/
X86TargetTransformInfo.cpp 187 int ISD = TLI->InstructionOpcodeToISD(Opcode);
188 assert(ISD && "Invalid opcode");
192 { ISD::SDIV, MVT::v16i16, 6 }, // vpmulhw sequence
193 { ISD::UDIV, MVT::v16i16, 6 }, // vpmulhuw sequence
194 { ISD::SDIV, MVT::v8i32, 15 }, // vpmuldq sequence
195 { ISD::UDIV, MVT::v8i32, 15 }, // vpmuludq sequence
200 int Idx = CostTableLookup(AVX2UniformConstCostTable, ISD, LT.second);
208 { ISD::SHL, MVT::v4i32, 1 },
209 { ISD::SRL, MVT::v4i32, 1 },
210 { ISD::SRA, MVT::v4i32, 1 }
    [all...]
  /external/llvm/include/llvm/CodeGen/
ISDOpcodes.h 19 /// ISD namespace - This namespace contains an enum which represents all of the
22 namespace ISD {
25 /// ISD::NodeType enum - This enum defines the target-independent operators
472 /// 5) ISD::CvtCode indicating the type of conversion to do
    [all...]
SelectionDAGNodes.h 57 case ISD::SDIV:
58 case ISD::UDIV:
59 case ISD::SRA:
60 case ISD::SRL:
61 case ISD::MUL:
62 case ISD::ADD:
63 case ISD::SUB:
64 case ISD::SHL:
83 namespace ISD {
99 /// ISD::SCALAR_TO_VECTOR node or a BUILD_VECTOR node where only the lo
    [all...]

Completed in 331 milliseconds