/external/llvm/lib/Target/ARM/ |
Thumb2RegisterInfo.cpp | 51 .addConstantPoolIndex(Idx).addImm((int64_t)ARMCC::AL).addReg(0)
|
ARMInstrInfo.cpp | 130 .addConstantPoolIndex(Idx);
|
ARMFastISel.cpp | 506 .addConstantPoolIndex(Idx) 562 .addConstantPoolIndex(Idx)); 568 .addConstantPoolIndex(Idx) 635 DestReg).addConstantPoolIndex(Idx); 644 .addConstantPoolIndex(Idx) [all...] |
ARMBaseRegisterInfo.cpp | 413 .addConstantPoolIndex(Idx)
|
ARMConstantIslandPass.cpp | 547 .addImm(i).addConstantPoolIndex(i).addImm(Size); [all...] |
Thumb1RegisterInfo.cpp | 78 .addConstantPoolIndex(Idx).addImm(Pred).addReg(PredReg)
|
ARMISelLowering.cpp | [all...] |
ARMExpandPseudoInsts.cpp | [all...] |
ARMFrameLowering.cpp | [all...] |
ARMBaseInstrInfo.cpp | [all...] |
/external/llvm/lib/Target/X86/ |
X86InstrBuilder.h | 179 .addConstantPoolIndex(CPI, 0, OpFlags).addReg(0);
|
/external/llvm/include/llvm/CodeGen/ |
MachineInstrBuilder.h | 109 const MachineInstrBuilder &addConstantPoolIndex(unsigned Idx,
|
/external/llvm/lib/Target/XCore/ |
XCoreInstrInfo.cpp | 460 .addConstantPoolIndex(Idx);
|
/external/llvm/lib/Target/AArch64/ |
AArch64ExpandPseudoInsts.cpp | 673 MIB1.addConstantPoolIndex(MO1.getIndex(), MO1.getOffset(), 675 MIB2.addConstantPoolIndex(MO1.getIndex(), MO1.getOffset(),
|
AArch64FastISel.cpp | 232 ADRPReg).addConstantPoolIndex(Idx, 0, AArch64II::MO_PAGE); 238 .addConstantPoolIndex(Idx, 0, AArch64II::MO_PAGEOFF | AArch64II::MO_NC); [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCFastISel.cpp | [all...] |
/external/llvm/lib/Target/Mips/ |
MipsConstantIslandPass.cpp | 581 .addImm(i).addConstantPoolIndex(i).addImm(Size); [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
InstrEmitter.cpp | 418 MIB.addConstantPoolIndex(Idx, Offset, CP->getTargetFlags()); [all...] |