OpenGrok
Home
Sort by relevance
Sort by last modified time
Full Search
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:reg_SPS0
(Results
1 - 2
of
2
) sorted by null
/hardware/intel/img/psb_video/src/
pnw_H264.c
170
uint32_t
reg_SPS0
;
734
ctx->
reg_SPS0
= 0;
735
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_BE_SPS0, H264_BE_SPS0_DEFAULT_MATRIX_FLAG, (ctx->profile == H264_BASELINE_PROFILE)); /* Always use suplied matrix non baseline otherwise use default*/
736
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_BE_SPS0, H264_BE_SPS0_2PASS_FLAG, ctx->two_pass_mode); /* Always 0 for VA - we cant handle otherwise yet */
738
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_FE_SPS0, H264_FE_SPS0_4BIT_SGM_FLAG, 0);
739
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_BE_SPS0, BE_PROFILEIDC, ctx->profile_idc);
740
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_FE_SPS0, MIN_LUMA_BIPRED_SIZE_8X8, (ctx->picture_width_mb > 80));
741
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_FE_SPS0, DIRECT_8X8_INFERENCE_FLAG, pic_params->seq_fields.bits.direct_8x8_inference_flag);
742
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_FE_SPS0, CHROMA_FORMAT_IDC, pic_params->seq_fields.bits.chroma_format_idc);
743
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_FE_SPS0, FRAME_MBS_ONLY_FLAG, pic_params->seq_fields.bits (…)
[
all
...]
/hardware/intel/img/psb_video/src/mrst/
psb_H264.c
154
uint32_t
reg_SPS0
;
718
ctx->
reg_SPS0
= 0;
719
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_BE_SPS0, H264_BE_SPS0_DEFAULT_MATRIX_FLAG, (ctx->profile == H264_BASELINE_PROFILE)); /* Always use suplied matrix non baseline otherwise use default*/
720
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_BE_SPS0, H264_BE_SPS0_2PASS_FLAG, ctx->two_pass_mode); /* Always 0 for VA - we cant handle otherwise yet */
722
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_FE_SPS0, H264_FE_SPS0_4BIT_SGM_FLAG, 0);
723
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_BE_SPS0, BE_PROFILEIDC, ctx->profile_idc);
724
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_FE_SPS0, MIN_LUMA_BIPRED_SIZE_8X8, pic_params->seq_fields.bits.MinLumaBiPredSize8x8);
725
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_FE_SPS0, DIRECT_8X8_INFERENCE_FLAG, pic_params->seq_fields.bits.direct_8x8_inference_flag);
726
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_FE_SPS0, CHROMA_FORMAT_IDC, pic_params->seq_fields.bits.chroma_format_idc);
727
REGIO_WRITE_FIELD_LITE(ctx->
reg_SPS0
, MSVDX_VEC_H264, CR_VEC_H264_FE_SPS0, FRAME_MBS_ONLY_FLAG, pic_params->seq_fields.bits (…)
[
all
...]
Completed in 38 milliseconds