/external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/arm64/ |
omxSP_FFTFwd_CToC_FC32.c | 20 long* subFFTSize); 27 long* subFFTSize); 34 long* subFFTSize); 41 long* subFFTSize); 48 long* subFFTSize); 55 long* subFFTSize); 62 long* subFFTSize); 106 long subFFTSize; 120 subFFTSize = 1; 145 pSrc, argDst, pTwiddle, &subFFTNum, &subFFTSize); [all...] |
omxSP_FFTFwd_RToCCS_F32.c | 20 long* subFFTSize); 27 long* subFFTSize); 34 long* subFFTSize); 41 long* subFFTSize); 48 long* subFFTSize); 55 long* subFFTSize); 62 long* subFFTSize); 112 long subFFTSize; 132 subFFTSize = 1; 158 pComplexSrc, argDst, pTwiddle, &subFFTNum, &subFFTSize); [all...] |
omxSP_FFTInv_CToC_FC32.c | 22 long* subFFTSize); 29 long* subFFTSize); 36 long* subFFTSize); 43 long* subFFTSize); 50 long* subFFTSize); 57 long* subFFTSize); 64 long* subFFTSize); 129 long subFFTSize; 143 subFFTSize = 1; 168 pSrc, argDst, pTwiddle, &subFFTNum, &subFFTSize); [all...] |
omxSP_FFTInv_CCSToR_F32.c | 22 long* subFFTSize); 29 long* subFFTSize); 36 long* subFFTSize); 43 long* subFFTSize); 50 long* subFFTSize); 57 long* subFFTSize); 64 long* subFFTSize); 150 long subFFTSize; 178 subFFTSize = 1; 210 pComplexSrc, argDst, pTwiddle, &subFFTNum, &subFFTSize); [all...] |
armSP_FFT_CToC_FC32_Radix2_fs_s.S | 61 #define subFFTSize x6 81 ldr subFFTSize, [pSubFFTSize] 83 // update subFFTSize and subFFTNum into RN6 and RN7 for the next stage 86 MOV subFFTSize,#2 118 // Save subFFTNum and subFFTSize for next stage 120 str subFFTSize, [pSubFFTSize]
|
armSP_FFT_CToC_FC32_Radix2_ls_s.S | 57 #define subFFTSize x6 80 ldr subFFTSize, [pSubFFTSize] 82 lsl outPointStep, subFFTSize, #3 87 LSL grpCount,subFFTSize,#1 89 // update subFFTSize for the next stage 90 MOV subFFTSize,grpCount
|
armSP_FFT_CToC_FC32_Radix2_s.S | 60 #define subFFTSize x6 90 ldr subFFTSize, [pSubFFTSize] 96 LSL grpCount,subFFTSize,#1 103 // update subFFTSize for the next stage 104 MOV subFFTSize,grpCount 169 str subFFTSize, [pSubFFTSize]
|
ComplexToRealFixup.S | 58 #define subFFTSize x7 110 MOV subFFTSize,subFFTNum // subFFTSize = N/2 129 lsl step,subFFTSize, #3 // step = N/2 * 8 bytes 132 SUB twStep,step,subFFTSize,LSL #1 135 lsl step1,subFFTSize, #2 // step1 = N/2 * 4 bytes 137 SUBS subFFTSize,subFFTSize,#2 179 SUBS subFFTSize,subFFTSize,# [all...] |
/external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/armv7/ |
omxSP_FFTInv_CToC_FC32_Sfs_s.S | 63 #define subFFTSize r7 100 MOV subFFTSize,#1 150 vmov.f32 fscale, subFFTSize 156 scaleFFTData: @// N = subFFTSize 157 SUBS subFFTSize,subFFTSize,#1
|
omxSP_FFTFwd_RToCCS_F32_Sfs_s.S | 69 #define subFFTSize r7 87 #define t5 r7 /*@// step1,subFFTSize*/ 153 MOV subFFTSize,#1 202 MOV step,subFFTSize,LSL #3 204 SUB twStep,step,subFFTSize,LSL #1 206 MOV step1,subFFTSize,LSL #2 232 SUBS subFFTSize,subFFTSize,#2 244 ASR subFFTSize,subFFTSize,# [all...] |
omxSP_FFTInv_CCSToR_F32_Sfs_s.S | 64 #define subFFTSize r7 148 MOV subFFTSize,#1 196 vmov.f32 fscale, subFFTSize 203 scaleFFTData: @// N = subFFTSize 204 SUBS subFFTSize,subFFTSize,#1
|
armSP_FFT_CToC_FC32_Radix2_fs_unsafe_s.S | 50 #define subFFTSize r7 81 mov subFFTSize, #2
|
omxSP_FFTFwd_CToC_FC32_Sfs_s.S | 62 #define subFFTSize r7 99 MOV subFFTSize,#1
|
/external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/neon/ |
armSP_FFT_CToC_FC32_Radix2_ls_unsafe_s.S | 47 #define subFFTSize r7 79 MOV outPointStep,subFFTSize,LSL #3 83 LSL grpCount,subFFTSize,#1 85 @// update subFFTSize for the next stage 86 MOV subFFTSize,grpCount
|
armSP_FFT_CToC_SC32_Radix2_ls_unsafe_s.S | 56 #define subFFTSize r7 88 MOV outPointStep,subFFTSize,LSL #3 92 LSL grpCount,subFFTSize,#1 94 @// update subFFTSize for the next stage 95 MOV subFFTSize,grpCount
|
armSP_FFT_CToC_FC32_Radix2_fs_unsafe_s.S | 53 #define subFFTSize r7 81 @// update subFFTSize and subFFTNum into RN6 and RN7 for the next stage 84 MOV subFFTSize,#2
|
omxSP_FFTFwd_RToCCS_F32_Sfs_s.S | 74 #define subFFTSize r7 171 MOV subFFTSize,#1 272 MOV step,subFFTSize,LSL #3 @// step = N/2 * 8 bytes 275 SUB twStep,step,subFFTSize,LSL #1 278 MOV step1,subFFTSize,LSL #2 @// step1 = N/2 * 4 bytes 280 SUBS subFFTSize,subFFTSize,#2 322 SUBS subFFTSize,subFFTSize,#4
|
armSP_FFT_CToC_FC32_Radix2_unsafe_s.S | 52 #define subFFTSize r7 94 LSL grpCount,subFFTSize,#1 101 @// update subFFTSize for the next stage 102 MOV subFFTSize,grpCount
|
armSP_FFT_CToC_SC16_Radix2_ls_unsafe_s.S | 63 #define subFFTSize r7 97 MOV outPointStep,subFFTSize,LSL #2 101 LSL grpCount,subFFTSize,#1 103 @// update subFFTSize for the next stage 104 MOV subFFTSize,grpCount
|
omxSP_FFTInv_CToC_FC32_Sfs_s.S | 70 #define subFFTSize r7 117 MOV subFFTSize,#1 199 @// N = subFFTSize ; dataptr = pDst ; scale = diff 202 SUBS subFFTSize,subFFTSize,#2
|
omxSP_FFTFwd_RToCCS_S32_Sfs_s.S | 88 #define subFFTSize r7 188 MOV subFFTSize,#1 380 @// save subFFTSize and use tmpsubfftsize in the folowwing loop 381 MOV subFFTSizeTmp,subFFTSize @// subFFTSizeTmp same reg as subFFTNum 383 scaleFFTData:@// N = subFFTSize ; dataptr = pDst ; scale = diff 391 SUB pSrc,pSrc,subFFTSize,LSL #3 @// reset pSrc for final fixup 415 MOV step,subFFTSize,LSL #3 @// step = N/2 * 8 bytes 417 SUB twStep,step,subFFTSize,LSL #1 @// twStep = 3N/8 * 8 bytes pointing to W^1 420 MOV step1,subFFTSize,LSL #2 @// step1 = N/2 * 4 bytes 422 SUBS subFFTSize,subFFTSize,# [all...] |
armSP_FFT_CToC_SC16_Radix2_fs_unsafe_s.S | 61 #define subFFTSize r7 93 @// update subFFTSize and subFFTNum into RN6 and RN7 for the next stage 96 MOV subFFTSize,#2
|
armSP_FFT_CToC_SC32_Radix2_fs_unsafe_s.S | 61 #define subFFTSize r7 89 @// update subFFTSize and subFFTNum into RN6 and RN7 for the next stage 92 MOV subFFTSize,#2
|
omxSP_FFTInv_CCSToR_F32_Sfs_s.S | 74 #define subFFTSize r7 185 MOV subFFTSize,#1 267 @// subFFTSize = N = complexFFTSize, which is always even and 269 CMP subFFTSize, #4 274 SUBS subFFTSize, subFFTSize, #4 281 CMP subFFTSize, #2
|
omxSP_FFTFwd_RToCCS_S16_Sfs_s.S | 64 #define subFFTSize r7 172 MOV subFFTSize,#1 379 @ save subFFTSize and use subFFTSizeTmp in the following loop 380 MOV subFFTSizeTmp,subFFTSize @ subFFTSizeTmp same reg as subFFTNum 403 SUB pSrc,pSrc,subFFTSize,LSL #2 @ reset pSrc for final fixup 421 CMP subFFTSize,#4 429 MOV step,subFFTSize,LSL #2 @ step = N/2 * 4 bytes 431 SUB twStep,step,subFFTSize @ twStep = 3N/8 * 8 bytes 434 MOV step1,subFFTSize,LSL #1 @ step1 = N/2 * 2 bytes 436 SUBS subFFTSize,subFFTSize,# [all...] |