/frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV5E/ |
Norm_Corr_opt.s | 59 ADD r5, r0, r11, LSL #1 @get the &exc[k] 92 ADD r9, r7, r6, LSL #1 @L_tmp = (L_tmp << 1) + 1 129 ADD r5, r10, r5, LSL #1 @L_tmp = (L_tmp << 1) + 1 130 ADD r6, r10, r6, LSL #1 @L_tmp1 = (L_tmp1 << 1) + 1 138 MOV r5, r5, LSL r10 @L_tmp = (L_tmp << exp) 144 MOV r6, r6, LSL r5 @L_tmp = (L_tmp1 << exp) 178 MOVGT r12, r12, LSL r6 @L_tmp = L_shl(L_tmp, exp_corr + exp_norm + scale) 185 ADD r10, r5, r4, LSL #1 @ get corr_norm[t] address 200 ADD r8, r8, r5, LSL #1 @ exc[k] address 201 ADD r9, r9, r6, LSL #1 @ h[i] addres [all...] |
convolve_opt.s | 39 ADD r4, r1, r3, LSL #1 @ tmpH address 68 ADD r5, r11, r8, LSL #1 74 ADD r4, r1, r3, LSL #1 @tmpH address 105 ADD r8, r11, r8, LSL #1 110 ADD r4, r1, r3, LSL #1 143 ADD r8, r11, r8, LSL #1 149 ADD r4, r1, r3, LSL #1 @ tmpH address 171 ADD r5, r11, r8, LSL #1
|
syn_filt_opt.s | 96 ORR r10, r6, r7, LSL #16 @ -a[2] -- -a[1] 97 ORR r12, r9, r11, LSL #16 @ -a[4] -- -a[3] 107 ORR r10, r6, r7, LSL #16 @ -a[6] -- -a[5] 108 ORR r12, r9, r11, LSL #16 @ -a[8] -- -a[7] 118 ORR r10, r6, r7, LSL #16 @ -a[10] -- -a[9] 119 ORR r12, r9, r11, LSL #16 @ -a[12] -- -a[11] 129 ORR r10, r6, r7, LSL #16 @ -a[14] -- -a[13] 130 ORR r12, r9, r11, LSL #16 @ -a[16] -- -a[15] 137 ADD r10, r4, r8, LSL #1 @ temp_p = yy + i 215 MOV r7, r14, LSL #4 @ L_tmp <<= [all...] |
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm11/vc/m4p10/src/ |
omxVCM4P10_FilterDeblockingChroma_HorEdge_I_s.s | 144 SUB pQ0, pQ0, srcdstStep, LSL #1 174 MOVEQ filt, filt, LSL #16 213 EOR t1, t1, m01, LSL #7 223 EOR t2, t2, m01, LSL #7 226 SUB pQ0, pQ0, srcdstStep, LSL #1 235 SUB pQ0, pQ0, srcdstStep, LSL #1 276 ORR tC, tC0, tC1, LSL #16 280 ORR tC, tC, LSL #8 303 SUB pQ0, pQ0, srcdstStep, LSL #1 324 SUB pQ0, pQ0, srcdstStep, LSL # [all...] |
armVCM4P10_Average_4x_Align_unsafe_s.s | 143 ORR iPredA0, iPredA0, Temp1, LSL #16 145 ORR iPredA1, iPredA1, Temp2, LSL #16 165 ORR iPredA0, iPredA0, Temp1, LSL #16 167 ORR iPredA1, iPredA1, Temp2, LSL #16 199 ORR iPredA0, iPredA0, Temp1, LSL #8 201 ORR iPredA1, iPredA1, Temp2, LSL #8 220 ORR iPredA0, iPredA0, Temp1, LSL #8 222 ORR iPredA1, iPredA1, Temp2, LSL #8
|
armVCM4P10_InterpolateLuma_DiagCopy_unsafe_s.s | 105 ORR ValueA1, Temp3, Temp4, LSL #8 106 ORR ValueA0, Temp1, Temp2, LSL #8 145 ORR ValueA1, Temp3, Temp4, LSL #8 ;// [d2 c2 d0 c0] 146 ORR ValueA0, Temp1, Temp2, LSL #8 ;// [b2 a2 b0 a0] 148 PKHBT Temp1, ValueA0, ValueA1, LSL #16 ;// [d0 c0 b0 a0] 173 ORR ValueA1, Temp3, Temp4, LSL #8 ;// [d2 c2 d0 c0] 174 ORR ValueA0, Temp1, Temp2, LSL #8 ;// [b2 a2 b0 a0] 176 PKHBT Temp1, ValueA0, ValueA1, LSL #16 ;// [d0 c0 b0 a0]
|
omxVCM4P10_PredictIntra_16x16_s.s | 144 LDR pc, [pTable, predMode, LSL #2] ;// Branch to the case based on preMode 313 ORR sum, sum, sum, LSL #8 ;// sum replicated in two halfword 317 ORR tVal6, sum, sum, LSL #16 ;// sum replicated in all bytes 339 RSB tVal14, leftStep, leftStep, LSL #4 ;// tVal14 = 15*leftStep 349 MOV tVal2, tVal2, LSL #4 ;// tVal2 = a = 16 * (pSrcAbove[15] + pSrcLeft[15*leftStep]) 351 MOV tVal11, tVal11, LSL #3 ;// 8*[15]-[-1] 355 RSB tVal8, tVal8, tVal8, LSL #3 ;// 7*[14]-[0] 361 ADD tVal8, tVal8, tVal8, LSL #1 ;// 6*[13]-[1] 366 ADD tVal8, tVal8, tVal8, LSL #2 ;// 5*[12]-[2] 371 ADD tVal11, tVal11, tVal8, LSL #2 ;// + 4*[11]-[3 [all...] |
/external/libvpx/libvpx/vpx_scale/arm/neon/ |
vp8_vpxyv12_copyframe_func_neon.asm | 83 add r2, r2, r6, lsl #1 84 add r3, r3, r7, lsl #1 135 add r2, r2, r6, lsl #1 136 add r3, r3, r7, lsl #1 190 add r2, r2, r6, lsl #1 191 add r3, r3, r7, lsl #1 225 add r2, r2, r6, lsl #1 226 add r3, r3, r7, lsl #1
|
/external/llvm/test/CodeGen/Thumb2/ |
thumb2-mul.ll | 17 ; CHECK: add.w r0, r0, r0, lsl #3 18 ; CHECK: add.w r0, r3, r0, lsl #2
|
/external/llvm/test/MC/ARM/ |
diagnostics.s | 15 adc r1, r2, r3, lsl #invalid 16 adc r4, r5, r6, lsl #-1 17 adc r4, r5, r6, lsl #32 26 @ CHECK-ERRORS: adc r1, r2, r3, lsl #invalid 29 @ CHECK-ERRORS: adc r4, r5, r6, lsl #-1 32 @ CHECK-ERRORS: adc r4, r5, r6, lsl #32 53 str r1, [r2, r3, lsl #invalid] 54 ldr r4, [r5], r6, lsl #-1 55 pld r4, [r5, r6, lsl #32] 65 @ CHECK-ERRORS: str r1, [r2, r3, lsl #invalid [all...] |
/external/lzma/Asm/arm/ |
7zCrcOpt.asm | 14 ldr r4, [r3, +r4, lsl #2]
34 ldr r7, [r6, +r7, lsl #2]
|
/frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV7/ |
convolve_neon.s | 40 ADD r4, r1, r3, LSL #1 @ tmpH address 65 ADD r5, r11, r5, LSL #1 72 ADD r4, r1, r3, LSL #1 @tmpH address 101 ADD r8, r11, r8, LSL #1 108 ADD r4, r1, r3, LSL #1 140 ADD r8, r11, r8, LSL #1 146 ADD r4, r1, r5, LSL #1 @ tmpH address 164 ADD r5, r11, r5, LSL #1
|
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src/ |
armVCM4P10_Average_4x_Align_unsafe_s.s | 143 ORR iPredA0, iPredA0, Temp1, LSL #16 145 ORR iPredA1, iPredA1, Temp2, LSL #16 165 ORR iPredA0, iPredA0, Temp1, LSL #16 167 ORR iPredA1, iPredA1, Temp2, LSL #16 199 ORR iPredA0, iPredA0, Temp1, LSL #8 201 ORR iPredA1, iPredA1, Temp2, LSL #8 220 ORR iPredA0, iPredA0, Temp1, LSL #8 222 ORR iPredA1, iPredA1, Temp2, LSL #8
|
armVCM4P10_InterpolateLuma_DiagCopy_unsafe_s.s | 105 ORR ValueA1, Temp3, Temp4, LSL #8 106 ORR ValueA0, Temp1, Temp2, LSL #8 145 ORR ValueA1, Temp3, Temp4, LSL #8 ;// [d2 c2 d0 c0] 146 ORR ValueA0, Temp1, Temp2, LSL #8 ;// [b2 a2 b0 a0] 148 PKHBT Temp1, ValueA0, ValueA1, LSL #16 ;// [d0 c0 b0 a0] 173 ORR ValueA1, Temp3, Temp4, LSL #8 ;// [d2 c2 d0 c0] 174 ORR ValueA0, Temp1, Temp2, LSL #8 ;// [b2 a2 b0 a0] 176 PKHBT Temp1, ValueA0, ValueA1, LSL #16 ;// [d0 c0 b0 a0]
|
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src_gcc/ |
armVCM4P10_UnpackBlock4x4_s.S | 45 AND r6,r7,r3,LSL #1 47 ORRNE r4,r4,r5,LSL #8
|
/hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vpx_scale/arm/neon/ |
vp8_vpxyv12_copyframe_func_neon.asm | 83 add r2, r2, r6, lsl #1 84 add r3, r3, r7, lsl #1 135 add r2, r2, r6, lsl #1 136 add r3, r3, r7, lsl #1 190 add r2, r2, r6, lsl #1 191 add r3, r3, r7, lsl #1 225 add r2, r2, r6, lsl #1 226 add r3, r3, r7, lsl #1
|
/ndk/tests/build/ssax-instructions/jni/ |
test.S | 18 lsl ip, lr, #2 label 19 lsl r3, lr, #3 label
|
/bionic/libc/arch-arm/generic/bionic/ |
strcpy.S | 46 orr r5, r5, r5, lsl #8 47 orr r5, r5, r5, lsl #16 55 tst r2, r5, lsl #7 69 tst r2, r5, lsl #7 74 tst r2, r5, lsl #7
|
/external/llvm/test/CodeGen/AArch64/ |
arm64-long-shift.ll | 5 ; CHECK: lsl [[XREG_0:x[0-9]+]], x1, x2 11 ; CHECK-NEXT: lsl [[XREG_5:x[0-9]+]], x0, [[XREG_4]] 14 ; CHECK-NEXT: lsl [[SMALLSHIFT_LO:x[0-9]+]], x0, x2 27 ; CHECK-NEXT: lsl [[XREG_3:x[0-9]+]], x1, [[XREG_2]] 47 ; CHECK-NEXT: lsl [[XREG_3:x[0-9]+]], x1, [[XREG_2]]
|
/system/core/libpixelflinger/arch-arm64/ |
col32cb16blend.S | 59 lsl w10, w10, #5 // prescale red 60 lsl w12, w12, #6 // prescale green 61 lsl w4, w4, #5 // prescale blue 77 lsl w6, w6, #11 // shift red into 565 78 orr w6, w6, w7, lsl #5 // shift green into 565
|
/external/chromium_org/third_party/libvpx/source/libvpx/vp8/encoder/arm/armv6/ |
vp8_subtract_armv6.asm | 57 pkhbt r0, r4, r5, lsl #16 ; [d1 | d0] 63 add r6, r6, r2, lsl #1 ; update diff pointer 104 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (A) 121 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (B) 149 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (A) 166 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (B) 206 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (A) 223 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (B) 240 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (C) 257 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (D [all...] |
/external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/armv7/ |
armSP_FFT_CToC_FC32_Radix4_unsafe_s.S | 97 LSL grpCount,subFFTSize,#2 104 mov pointStep, subFFTNum, lsl #1 114 LSL pointStep,pointStep,#2 @// 2*grpSize 130 ADD pSrc,pSrc,diff,LSL #2 @// pSrc += (grpCount-1)*grpStep 192 SUB pTwiddle,pTwiddle,step,LSL #1 @// reset pTwiddle 196 SUB pSrc,pSrc,pointStep,LSL #1 @// reset pSrc to data[0] 270 SUB pDst,pDst,outPointStep, LSL #1 @// reset pDst 274 SUBGE pSrc,pSrc,pointStep,LSL #2 289 SUB pDst,pSrc,subFFTNum,LSL #3 290 SUB pSrc,t1,subFFTNum,LSL # [all...] |
/external/libvpx/libvpx/vp8/encoder/arm/armv6/ |
vp8_subtract_armv6.asm | 57 pkhbt r0, r4, r5, lsl #16 ; [d1 | d0] 63 add r6, r6, r2, lsl #1 ; update diff pointer 104 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (A) 121 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (B) 149 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (A) 166 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (B) 206 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (A) 223 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (B) 240 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (C) 257 pkhbt r8, r6, r7, lsl #16 ; [d1 | d0] (D [all...] |
/frameworks/av/media/libstagefright/codecs/on2/h264dec/source/arm11_asm/ |
h264bsd_interpolate_hor_half.s | 147 ADD tmp2, partH, partW, LSL #4 148 ADD count, count, tmp2, LSL #16 156 ADD count, count, tmp1, LSL #8 159 ADD count, count, tmp3, LSL #8 192 PKHBT tmp2, tmp2, tmp4, LSL #(16-5) 193 PKHBT tmp1, tmp1, tmp3, LSL #(16-5) 198 ORR tmp1, tmp1, tmp2, LSL #8 228 PKHBT tmp2, tmp2, tmp4, LSL #(16-5) 229 PKHBT tmp1, tmp1, tmp3, LSL #(16-5) 234 ORR tmp1, tmp1, tmp2, LSL # [all...] |
h264bsd_interpolate_hor_quarter.s | 149 ADD tmp2, partH, partW, LSL #4 150 ADD count, count, tmp2, LSL #16 158 ADD count, count, tmp1, LSL #8 161 ADD count, count, tmp3, LSL #8 194 PKHBT tmp2, tmp2, tmp4, LSL #(16-5) 195 PKHBT tmp1, tmp1, tmp3, LSL #(16-5) 203 ORR tmp1, tmp1, tmp2, LSL #8 240 PKHBT tmp2, tmp2, tmp4, LSL #(16-5) 241 PKHBT tmp1, tmp1, tmp3, LSL #(16-5) 249 ORR tmp1, tmp1, tmp2, LSL # [all...] |