HomeSort by relevance Sort by last modified time
    Searched full:lsl (Results 526 - 550 of 970) sorted by null

<<21222324252627282930>>

  /external/valgrind/main/none/tests/arm/
v6media.c 28 "orr " #RD "," #RD "," #RD ", LSL #8" "\n\t" \
29 "orr " #RD "," #RD "," #RD ", LSL #16" "\n\t" \
    [all...]
v6intARM.stdout.exp 37 LSL
38 lsl r0, r1, r2 :: rd 0xffffffff rm 0xffffffff, rn 0x00000000, carryin 0, cpsr 0x00000000
39 lsl r0, r1, r2 :: rd 0xfffffffe rm 0xffffffff, rn 0x00000001, carryin 0, cpsr 0x00000000
40 lsl r0, r1, r2 :: rd 0xfffffffc rm 0xffffffff, rn 0x00000002, carryin 0, cpsr 0x00000000
41 lsl r0, r1, r2 :: rd 0x80000000 rm 0xffffffff, rn 0x0000001f, carryin 0, cpsr 0x00000000
42 lsl r0, r1, r2 :: rd 0x00000000 rm 0xffffffff, rn 0x00000020, carryin 0, cpsr 0x00000000
43 lsl r0, r1, r2 :: rd 0x00000000 rm 0xffffffff, rn 0x00000021, carryin 0, cpsr 0x00000000
44 lsl r0, r1, r2 :: rd 0x00000000 rm 0xffffffff, rn 0x0000003f, carryin 0, cpsr 0x00000000
45 lsl r0, r1, r2 :: rd 0x00000000 rm 0xffffffff, rn 0x00000040, carryin 0, cpsr 0x00000000
46 lsl r0, r1, r2 :: rd 0x00000000 rm 0xffffffff, rn 0x000000ff, carryin 0, cpsr 0x00000000
    [all...]
v6intThumb.stdout.exp     [all...]
  /external/llvm/test/MC/ARM/
basic-arm-instructions.s 51 adc r4, r5, r6, lsl #1
52 adc r4, r5, r6, lsl #31
63 adc r6, r7, r8, lsl r9
71 adc r4, r5, lsl #1
72 adc r4, r5, lsl #31
82 adc r6, r7, lsl r9
90 @ CHECK: adc r4, r5, r6, lsl #1 @ encoding: [0x86,0x40,0xa5,0xe0]
91 @ CHECK: adc r4, r5, r6, lsl #31 @ encoding: [0x86,0x4f,0xa5,0xe0]
101 @ CHECK: adc r6, r7, r8, lsl r9 @ encoding: [0x18,0x69,0xa7,0xe0]
108 @ CHECK: adc r4, r4, r5, lsl #1 @ encoding: [0x85,0x40,0xa4,0xe0
    [all...]
arm_instructions.s 75 @ CHECK: add r1, r2, r3, lsl r4 @ encoding: [0x13,0x14,0x82,0xe0]
76 add r1, r2, r3, lsl r4
  /external/llvm/lib/Target/AArch64/AsmParser/
AArch64AsmParser.cpp 660 // An ADD/SUB shifter is either 'lsl #0' or 'lsl #12'.
824 // "lsl #0" takes precedence: in practice this only affects "#0, lsl #0".
942 return (ST == AArch64_AM::LSL || ST == AArch64_AM::LSR ||
955 ET == AArch64_AM::LSL) &&
971 ET == AArch64_AM::LSL) &&
979 return (ET == AArch64_AM::LSL || ET == AArch64_AM::SXTX) &&
998 // An arithmetic shifter is LSL, LSR, or ASR.
1000 return (ST == AArch64_AM::LSL || ST == AArch64_AM::LSR |
    [all...]
  /bionic/libc/arch-arm64/generic/bionic/
strlen.S 111 lsl tmp1, tmp1, #3 /* Bytes beyond alignment -> bits. */
115 lsl tmp2, tmp2, tmp1 /* Shift (tmp1 & 63). */
strnlen.S 156 lsl tmp4, tmp4, #3 /* Bytes beyond alignment -> bits. */
161 lsl tmp2, tmp2, tmp4 /* Shift (tmp1 & 63). */
  /external/chromium_org/third_party/libvpx/source/libvpx/vp9/common/arm/neon/
vp9_loopfilter_neon.asm 52 sub r2, r0, r1, lsl #1 ; move src pointer down by 4 lines
64 sub r2, r2, r1, lsl #1
65 sub r3, r3, r1, lsl #1
154 add r0, r0, r1, lsl #3 ; s += pitch * 8
305 sub r3, r0, r1, lsl #1 ; move src pointer down by 4 lines
317 sub r3, r3, r1, lsl #1
318 sub r2, r2, r1, lsl #2
416 add r0, r0, r1, lsl #3 ; s += pitch * 8
  /external/chromium_org/third_party/webrtc/modules/audio_coding/codecs/isac/fix/source/
filters_neon.S 85 add r6, r7, r5, lsl #1 @ x[i]
88 sub r12, r8, lsl #3 @ Leftover samples to be processed
pitch_filter_armv6.S 52 add r6, r3, r4, lsl #1 @ &outputBuf2[*index2 + PITCH_BUFFSIZE]
55 add r3, r4, lsl #1 @ &ubufQQpos2[*index2]
  /external/chromium_org/v8/src/ic/arm/
stub-cache-arm.cc 45 __ add(offset_scratch, offset, Operand(offset, LSL, 1));
49 __ add(base_addr, base_addr, Operand(offset_scratch, LSL, kPointerSizeLog2));
  /external/chromium_org/v8/src/ic/arm64/
stub-cache-arm64.cc 48 __ Add(scratch3, offset, Operand(offset, LSL, 1));
52 __ Add(scratch, scratch, Operand(scratch3, LSL, kPointerSizeLog2));
  /external/libhevc/common/arm/
ihevc_intra_pred_chroma_mode_27_to_33.s 113 lsl r7,r4,#2 @four_nt
115 add r8,r6,r5,lsl #2 @*gai4_ihevc_ang_table[mode]
127 lsl r4,r4,#1
155 lsl lr,lr,#1
205 lsl lr,lr,#1
282 lsl lr,lr,#1
345 lsl lr,lr,#1
423 lsl lr,lr,#1
ihevc_intra_pred_luma_mode_3_to_9.s 140 add r7, r7, r5, lsl #2 @gai4_ihevc_ang_table[mode]
168 add r12, r12, r7, lsl #4
172 sub r7, r7, r3, lsl #3 @r7 = 8-8r3
175 add r1, r0, r4, lsl #1 @pu1_ref + nt
399 add r5,r2,r3,lsl#2
447 add r2,r3, lsl #2
492 add r12, r12, r7, lsl #4
498 add r6, r0, r4, lsl #1 @pu1_ref + 2nt
  /external/libvpx/libvpx/vp8/common/arm/neon/
sixtappredict8x8_neon.asm 47 add r2, r12, r2, lsl #5 ;calculate filter location
63 sub r0, r0, r1, lsl #1
81 pld [r0, r1, lsl #1]
241 add r3, r12, r3, lsl #5
331 ;add r2, r12, r2, lsl #5 ;calculate filter location
355 pld [r0, r1, lsl #1]
435 sub r0, r0, r1, lsl #1
436 add r3, r12, r3, lsl #5
  /external/libvpx/libvpx/vp9/common/arm/neon/
vp9_loopfilter_neon.asm 52 sub r2, r0, r1, lsl #1 ; move src pointer down by 4 lines
64 sub r2, r2, r1, lsl #1
65 sub r3, r3, r1, lsl #1
154 add r0, r0, r1, lsl #3 ; s += pitch * 8
305 sub r3, r0, r1, lsl #1 ; move src pointer down by 4 lines
317 sub r3, r3, r1, lsl #1
318 sub r2, r2, r1, lsl #2
416 add r0, r0, r1, lsl #3 ; s += pitch * 8
  /external/llvm/test/CodeGen/ARM/
2007-05-14-RegScavengerAssert.ll 24 %tmp81 = call i32 asm "smull $0, $1, $2, $3 \0A\09mov $0, $0, lsr $4\0A\09add $1, $0, $1, lsl $5\0A\09", "=&r,=*&r,r,r,i,i"( i32* null, i32 %tmp6869, i32 13316085, i32 23, i32 9 ) ; <i32> [#uses=0]
25 %tmp90 = call i32 asm "smull $0, $1, $2, $3 \0A\09mov $0, $0, lsr $4\0A\09add $1, $0, $1, lsl $5\0A\09", "=&r,=*&r,r,r,i,i"( i32* null, i32 %tmp6869, i32 10568984, i32 23, i32 9 ) ; <i32> [#uses=0]
  /external/llvm/test/MC/AArch64/
tls-relocs.s 92 add x17, x18, #:dtprel_hi12:var, lsl #12
93 add w19, w20, #:dtprel_hi12:var, lsl #12
95 // CHECK: add x17, x18, :dtprel_hi12:var, lsl #12 // encoding: [0x51,0bAAAAAA10,0b00AAAAAA,0x91]
97 // CHECK: add w19, w20, :dtprel_hi12:var, lsl #12 // encoding: [0x93,0bAAAAAA10,0b00AAAAAA,0x11]
294 add x17, x18, #:tprel_hi12:var, lsl #12
295 add w19, w20, #:tprel_hi12:var, lsl #12
297 // CHECK: add x17, x18, :tprel_hi12:var, lsl #12 // encoding: [0x51,0bAAAAAA10,0b00AAAAAA,0x91]
299 // CHECK: add w19, w20, :tprel_hi12:var, lsl #12 // encoding: [0x93,0bAAAAAA10,0b00AAAAAA,0x11]
  /external/sonivox/arm-hybrid-22k/lib_src/
ARM-E_voice_gain_gnu.s 138 MOV gain, gain, LSL #(NUM_MIXER_GUARD_BITS + 4)
140 MOV gainIncrement, gainIncrement, LSL #(NUM_MIXER_GUARD_BITS + 4)
  /external/sonivox/arm-wt-22k/lib_src/
ARM-E_voice_gain_gnu.s 138 MOV gain, gain, LSL #(NUM_MIXER_GUARD_BITS + 4)
140 MOV gainIncrement, gainIncrement, LSL #(NUM_MIXER_GUARD_BITS + 4)
  /external/speex/libspeex/
fixed_arm4.h 45 "add %0, %0, %1, lsl #18 \n\t"
58 "add %0, %0, %1, lsl #17 \n\t"
  /external/webrtc/src/modules/audio_coding/codecs/isac/fix/source/
pitch_filter_armv6.S 55 add r6, r3, r4, lsl #1 @ &outputBuf2[*index2 + PITCH_BUFFSIZE]
58 add r3, r4, lsl #1 @ &ubufQQpos2[*index2]
  /frameworks/av/media/libstagefright/codecs/aacenc/src/asm/ARMV5E/
PrePostMDCT_v5.s 30 add r9, r0, r1, lsl #2
84 add r9, r0, r1, lsl #2
  /frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV7/
Syn_filt_32_neon.s 97 MOV r14, r12, LSL #1 @exc[i] * a0 << 1
118 SUB r12, r11, r10, LSL #12

Completed in 2271 milliseconds

<<21222324252627282930>>