HomeSort by relevance Sort by last modified time
    Searched full:lsl (Results 601 - 625 of 970) sorted by null

<<21222324252627282930>>

  /external/llvm/test/CodeGen/Thumb2/
thumb2-cmn.ll 45 ; CHECK: cmn.w {{.*}}, r1, lsl #5
  /external/llvm/test/MC/AArch64/
arm64-bitfield-encoding.s 27 ; CHECK: lsl wzr, w0, #31 ; encoding: [0x1f,0x00,0x01,0x53]
arm64-memory.s 41 prfm pstl3strm, [x4, x5, lsl #3]
75 ; CHECK: prfm pstl3strm, [x4, x5, lsl #3] ; encoding: [0x95,0x78,0xa5,0xf8]
395 ldr w0, [x0, x0, lsl #2]
397 ldr x0, [x0, x0, lsl #3]
401 ; CHECK: ldr w0, [x0, x0, lsl #2] ; encoding: [0x00,0x78,0x60,0xb8]
403 ; CHECK: ldr x0, [x0, x0, lsl #3] ; encoding: [0x00,0x78,0x60,0xf8]
407 ldr b1, [x1, x2, lsl #0]
409 ldr h1, [x1, x2, lsl #1]
411 ldr s1, [x1, x2, lsl #2]
413 ldr d1, [x1, x2, lsl #3
    [all...]
  /external/ltrace/sysdeps/linux-gnu/arm/
regs.c 95 case 0: /* LSL */
  /external/openssl/crypto/sha/asm/
sha1-armv8.pl 61 movk $K,#0x6ed9,lsl#16
86 movk $K,#0xca62,lsl#16
112 movk $K,#0x8f1b,lsl#16
183 movk $K,#0x5a82,lsl#16
  /external/sonivox/arm-hybrid-22k/lib_src/
ARM-E_interpolate_loop_gnu.s 105 MOV tmp0, tmp0, LSL #6 @ boost 8-bit signal by 36dB
  /external/sonivox/arm-wt-22k/lib_src/
ARM-E_interpolate_loop_gnu.s 105 MOV tmp0, tmp0, LSL #6 @ boost 8-bit signal by 36dB
  /external/tremolo/Tremolo/
floor1LARM.s 54 LDR r5, [r2], r3,LSL #2 @ r5 = *floor r2 = floor+base
  /external/webrtc/src/common_audio/signal_processing/include/
spl_inl_armv7.h 29 __asm__("pkhbt %0, %1, %2, lsl #16" : "=r"(tmp) : "r"(b), "r"(a));
  /frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV7/
syn_filt_neon.s 68 ADD r10, r4, r8, LSL #1 @ y[i], yy[i] address
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm11/vc/m4p2/src/
omxVCM4P2_DecodeVLCZigzag_IntraACVLC_s.s 126 ADD pZigzagTable, pZigzagTable, PredDir, LSL #6 ;// Loading Different type of zigzag tables based on PredDir
armVCM4P2_DecodeVLCZigzag_AC_unsafe_s.s 259 ADD temp1, pLMAXTableL0L1, Last, LSL#4 ;// If the Last=1 add 32 to table address
274 ADD temp1, pRMAXTableL0L1, Last, LSL#4 ;// If Last=1 add 32 to table address
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p2/src/
omxVCM4P2_DecodeVLCZigzag_IntraACVLC_s.s 126 ADD pZigzagTable, pZigzagTable, PredDir, LSL #6 ;// Loading Different type of zigzag tables based on PredDir
armVCM4P2_DecodeVLCZigzag_AC_unsafe_s.s 259 ADD temp1, pLMAXTableL0L1, Last, LSL#4 ;// If the Last=1 add 32 to table address
274 ADD temp1, pRMAXTableL0L1, Last, LSL#4 ;// If Last=1 add 32 to table address
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/source/arm_neon_asm_gcc/
h264bsdFillRow7.S 64 ADDCC pc,pc,tmp2,LSL #2
  /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp9/common/arm/neon/
vp9_avg_neon.asm 35 pld [r0, r1, lsl #1]
  /art/compiler/dex/quick/arm64/
assemble_arm64.cc 80 * G -> ", lsl #2" or ", lsl #3" depending on the instruction width
89 * M -> 16-bit shift expression ("" or ", lsl #16" or ", lsl #32"...)
92 * T -> register shift (either ", lsl #0" or ", lsl #12")
94 * o -> register shift (e.g. lsl #1) for Word registers
362 "ldrh", "!0w, [!1X, !2x, lsl #!3d]", kFixupNone),
370 "ldrsh", "!0r, [!1X, !2x, lsl #!3d]", kFixupNone),
432 "lsl", "!0r, !1r, !2r", kFixupNone)
    [all...]
  /external/libhevc/common/arm/
ihevc_itrans_recon_8x8.s 160 mov r6,r6,lsl #1 @ x sizeof(word16)
161 add r9,r0,r6, lsl #1 @ 2 rows
163 add r10,r6,r6, lsl #1 @ 3 rows
516 add r4,r2,r8, lsl #1 @ r4 = r2 + pred_strd * 2 => r4 points to 3rd row of pred data
519 add r5,r8,r8, lsl #1 @
522 add r0,r3,r7, lsl #1 @ r0 points to 3rd row of dest data
525 add r10,r7,r7, lsl #1 @
743 add r4,r2,r8, lsl #1 @ r4 = r2 + pred_strd * 2 => r4 points to 3rd row of pred data
746 add r5,r8,r8, lsl #1 @
749 add r0,r3,r7, lsl #1 @ r0 points to 3rd row of dest dat
    [all...]
  /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/neon/
armSP_FFT_CToC_SC16_Radix4_fs_unsafe_s.S 137 @//MOV setStep,pointStep,LSL #1
138 MOV setStep,grpSize,LSL #3
  /external/chromium_org/v8/src/ic/arm64/
ic-arm64.cc 201 __ Ldr(scratch2, MemOperand(scratch1, scratch2, LSL, kPointerSizeLog2));
292 __ Ldr(scratch1, MemOperand(scratch1, scratch2, LSL, kPointerSizeLog2));
298 __ Lsl(scratch1, scratch1, kPointerSizeLog2);
330 return MemOperand(backing_store, scratch, LSL, kPointerSizeLog2);
522 __ Add(scratch3, scratch3, Operand(scratch2, LSL, kPointerSizeLog2 + 1));
555 __ Ldr(scratch4.W(), MemOperand(scratch3, scratch2, LSL, 2));
570 __ Ldr(result, MemOperand(receiver, scratch5, LSL, kPointerSizeLog2));
579 __ Ldr(result, MemOperand(scratch1, scratch4, LSL, kPointerSizeLog2));
    [all...]
  /external/libhevc/common/arm64/
ihevc_intra_pred_luma_mode_3_to_9.s 120 add x7, x7, x5, lsl #2 //gai4_ihevc_ang_table[mode]
147 add x12, x12, x7, lsl #4
151 sub x7, x7, x3, lsl #3 //x7 = 8-8x3
155 add x1, x0, x4, lsl #1 //pu1_ref + nt
390 add x5,x2,x3,lsl#2
438 add x2, x2, x3, lsl #2
484 add x12, x12, x7, lsl #4
491 add x6, x0, x4, lsl #1 //pu1_ref + 2nt
  /external/libvpx/libvpx/vp8/common/arm/neon/
vp8_subpixelvariance8x8_neon.asm 39 add r2, r12, r2, lsl #3 ;calculate filter location
106 add r3, r12, r3, lsl #3
  /external/llvm/test/CodeGen/AArch64/
func-calls.ll 107 ; CHECK: movz [[SIXTY_FOUR:w[0-9]+]], #0x4280, lsl #16
110 ; CHECK-NONEON: movz [[SIXTY_FOUR:w[0-9]+]], #0x4280, lsl #16
  /external/llvm/test/MC/Disassembler/AArch64/
arm64-advsimd.txt 539 # CHECK: bic.2s v0, #0x1, lsl #8
540 # CHECK: bic.2s v0, #0x1, lsl #16
541 # CHECK: bic.2s v0, #0x1, lsl #24
549 # FIXME: bic.4h v0, #0x1, lsl #8
558 # CHECK: bic.4s v0, #0x1, lsl #8
559 # CHECK: bic.4s v0, #0x1, lsl #16
560 # CHECK: bic.4s v0, #0x1, lsl #24
566 # FIXME: bic.8h v0, #0x1, lsl #8
585 # CHECK: orr.2s v0, #0x1, lsl #8
586 # CHECK: orr.2s v0, #0x1, lsl #1
    [all...]
  /frameworks/av/media/libstagefright/codecs/aacenc/src/asm/ARMV7/
PrePostMDCT_v7.s 34 add r9, r0, r1, lsl #2
96 add r9, r0, r1, lsl #2

Completed in 7282 milliseconds

<<21222324252627282930>>