/external/llvm/test/MC/ARM/ |
neont2-pairwise-encoding.s | 17 vpaddl.s32 d9, d12 30 @ CHECK: vpaddl.s32 d9, d12 @ encoding: [0xb8,0xff,0x0c,0x92] 43 vpadal.s16 d20, d9 56 @ CHECK: vpadal.s16 d20, d9 @ encoding: [0xf4,0xff,0x09,0x46] 92 vpmax.f32 d9, d26, d11 100 @ CHECK: vpmax.f32 d9, d26, d11 @ encoding: [0x0a,0xff,0x8b,0x9f]
|
neon-minmax-encoding.s | 5 vmax.s32 d7, d8, d9 13 vmax.s32 d8, d9 37 @ CHECK: vmax.s32 d7, d8, d9 @ encoding: [0x09,0x76,0x28,0xf2] 44 @ CHECK: vmax.s32 d8, d8, d9 @ encoding: [0x09,0x86,0x28,0xf2] 67 vmin.s32 d7, d8, d9 75 vmin.s32 d8, d9 99 @ CHECK: vmin.s32 d7, d8, d9 @ encoding: [0x19,0x76,0x28,0xf2] 106 @ CHECK: vmin.s32 d8, d8, d9 @ encoding: [0x19,0x86,0x28,0xf2]
|
neont2-minmax-encoding.s | 7 vmax.s32 d7, d8, d9 15 vmax.s32 d8, d9 39 @ CHECK: vmax.s32 d7, d8, d9 @ encoding: [0x28,0xef,0x09,0x76] 46 @ CHECK: vmax.s32 d8, d8, d9 @ encoding: [0x28,0xef,0x09,0x86] 69 vmin.s32 d7, d8, d9 77 vmin.s32 d8, d9 101 @ CHECK: vmin.s32 d7, d8, d9 @ encoding: [0x28,0xef,0x19,0x76] 108 @ CHECK: vmin.s32 d8, d8, d9 @ encoding: [0x28,0xef,0x19,0x86]
|
/external/libhevc/common/arm/ |
ihevc_intra_pred_filters_chroma_mode_11_to_17.s | 309 vadd.s8 d9, d8, d29 @ref_main_idx + 1 (row 0) 313 vtbl.8 d13, {d0,d1,d2,d3}, d9 @load from ref_main_idx + 1 (row 0) 315 vadd.s8 d5, d9, d29 @ref_main_idx + 1 (row 1) 326 vadd.s8 d9, d9, d29 @ref_main_idx + 1 (row 2) 334 vtbl.8 d15, {d0,d1,d2,d3}, d9 @load from ref_main_idx + 1 (row 2) 347 vadd.s8 d9, d9, d29 @ref_main_idx + 1 (row 4) 356 vtbl.8 d13, {d0,d1,d2,d3}, d9 @load from ref_main_idx + 1 (row 4) 369 vadd.s8 d9, d9, d29 @ref_main_idx + 1 (row 6 [all...] |
ihevc_itrans_recon_8x8.s | 145 @// row 3 second half - d9 - y3 195 vld1.16 d9,[r9],r10 221 @// vld1.16 d9,[r2],r3 292 vld1.16 d9,[r9],r10 356 vmlal.s16 q12,d9,d0[3] @// y1 * cos1 + y3 * cos3(part of b0) 357 vmlsl.s16 q13,d9,d1[3] @// y1 * cos3 - y3 * sin1(part of b1) 358 vmlsl.s16 q14,d9,d0[1] @// y1 * sin3 - y3 * cos1(part of b2) 359 vmlsl.s16 q15,d9,d1[1] @// y1 * sin1 - y3 * sin3(part of b3) 406 vqrshrn.s32 d9,q13,#shift_stage1_idct @// r3 = (a3 + b3 + rnd) >> 7(shift_stage1_idct) 464 vqrshrn.s32 d9,q3,#shift_stage2_idc [all...] |
ihevc_intra_pred_luma_mode2.s | 141 vrev64.8 d9,d1 163 vst1.8 {d9},[r7],r5 201 vrev64.8 d9,d1 226 vst1.8 {d9},[r7],r5
|
ihevc_intra_pred_chroma_mode_18_34.s | 142 vld1.8 {d8,d9},[r8],r6 143 vst1.8 {d8,d9},[r10],r3
|
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src_gcc/ |
armVCM4P10_Interpolate_Chroma_s.S | 94 VQRSHRN.U16 d9,q3,#6 98 VST1.64 {d9},[r2],r3 120 VQRSHRN.U16 d9,q3,#6 123 VST1.32 {d9[0]},[r2],r3 143 VQRSHRN.U16 d9,q3,#6 146 VST1.16 {d9[0]},[r2],r3
|
omxVCM4P10_DequantTransformResidualFromPairAndAdd_s.S | 32 VPUSH {d8-d9} 56 VDUP.32 d9,r10 60 VTBL.8 d4,{d6},d9 132 VPOP {d8-d9}
|
omxVCM4P10_FilterDeblockingChroma_HorEdge_I_s.S | 53 VLD1.8 {d9},[r0],r1 58 VABD.U8 d18,d9,d8
|
omxVCM4P10_FilterDeblockingLuma_HorEdge_I_s.S | 56 VLD1.8 {d9},[r6] 59 VABD.U8 d18,d9,d8
|
/bionic/libc/arch-arm64/bionic/ |
_setjmp.S | 62 stp d8, d9, [x0, #(_JB_FLOAT_BASE * 4 + 16 * 3)] 92 ldp d8, d9, [x0, #(_JB_FLOAT_BASE * 4 + 16 * 3)]
|
setjmp.S | 74 stp d8, d9, [x0, #(_JB_FLOAT_BASE * 4 + 16 * 3)] 104 ldp d8, d9, [x0, #(_JB_FLOAT_BASE * 4 + 16 * 3)]
|
/external/llvm/test/MC/AArch64/ |
neon-scalar-by-elem-saturating-mul.s | 12 sqdmull d9, s10, v15.s[0] 21 // CHECK: sqdmull d9, s10, v15.s[0] // encoding: [0x49,0xb1,0x8f,0x5f]
|
/external/libvpx/libvpx/vp8/common/arm/neon/ |
sixtappredict16x16_neon.asm | 82 vld1.u8 {d9, d10, d11}, [r0], r1 91 vmull.u8 q10, d9, d0 97 vext.8 d29, d9, d10, #1 113 vext.8 d29, d9, d10, #4 129 vext.8 d29, d9, d10, #5 145 vext.8 d29, d9, d10, #2 161 vext.8 d29, d9, d10, #3 189 vqrshrun.s16 d9, q11, #7 194 vst1.u8 {d9, d10, d11}, [lr]! 272 vqrshrun.s16 d9, q10, # [all...] |
vp8_subpixelvariance8x8_neon.asm | 57 vext.8 d9, d8, d9, #1 62 vmlal.u8 q9, d9, d1 85 vext.8 d9, d8, d9, #1 91 vmlal.u8 q9, d9, d1 178 vmlal.s16 q10, d9, d9
|
sixtappredict8x4_neon.asm | 85 vext.8 d29, d8, d9, #1 95 vext.8 d29, d8, d9, #4 105 vext.8 d29, d8, d9, #2 115 vext.8 d29, d8, d9, #5 125 vext.8 d29, d8, d9, #3 163 vext.8 d28, d8, d9, #1 175 vext.8 d28, d8, d9, #4 187 vext.8 d28, d8, d9, #2 199 vext.8 d28, d8, d9, #5 211 vext.8 d28, d8, d9, # [all...] |
sixtappredict8x8_neon.asm | 89 vext.8 d29, d8, d9, #1 99 vext.8 d29, d8, d9, #4 109 vext.8 d29, d8, d9, #2 119 vext.8 d29, d8, d9, #5 129 vext.8 d29, d8, d9, #3 176 vext.8 d28, d8, d9, #1 188 vext.8 d28, d8, d9, #4 200 vext.8 d28, d8, d9, #2 212 vext.8 d28, d8, d9, #5 224 vext.8 d28, d8, d9, # [all...] |
/hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/common/arm/neon/ |
sixtappredict16x16_neon.asm | 82 vld1.u8 {d9, d10, d11}, [r0], r1 91 vmull.u8 q10, d9, d0 97 vext.8 d29, d9, d10, #1 113 vext.8 d29, d9, d10, #4 129 vext.8 d29, d9, d10, #5 145 vext.8 d29, d9, d10, #2 161 vext.8 d29, d9, d10, #3 189 vqrshrun.s16 d9, q11, #7 194 vst1.u8 {d9, d10, d11}, [lr]! 272 vqrshrun.s16 d9, q10, # [all...] |
vp8_subpixelvariance8x8_neon.asm | 57 vext.8 d9, d8, d9, #1 62 vmlal.u8 q9, d9, d1 85 vext.8 d9, d8, d9, #1 91 vmlal.u8 q9, d9, d1 178 vmlal.s16 q10, d9, d9
|
sixtappredict8x4_neon.asm | 85 vext.8 d29, d8, d9, #1 95 vext.8 d29, d8, d9, #4 105 vext.8 d29, d8, d9, #2 115 vext.8 d29, d8, d9, #5 125 vext.8 d29, d8, d9, #3 163 vext.8 d28, d8, d9, #1 175 vext.8 d28, d8, d9, #4 187 vext.8 d28, d8, d9, #2 199 vext.8 d28, d8, d9, #5 211 vext.8 d28, d8, d9, # [all...] |
sixtappredict8x8_neon.asm | 89 vext.8 d29, d8, d9, #1 99 vext.8 d29, d8, d9, #4 109 vext.8 d29, d8, d9, #2 119 vext.8 d29, d8, d9, #5 129 vext.8 d29, d8, d9, #3 176 vext.8 d28, d8, d9, #1 188 vext.8 d28, d8, d9, #4 200 vext.8 d28, d8, d9, #2 212 vext.8 d28, d8, d9, #5 224 vext.8 d28, d8, d9, # [all...] |
/external/libhevc/decoder/arm/ |
ihevcd_itrans_recon_dc_chroma.s | 95 vld2.8 {d8,d9},[r7],r2 130 vst2.8 {d8,d9},[r11],r3 162 vld2.8 {d8,d9},[r0] 183 vzip.8 d8,d9
|
ihevcd_itrans_recon_dc_luma.s | 101 vld1.8 d9,[r7] 113 vaddw.u8 q8,q0,d9 123 vqmovun.s16 d9,q8 133 vst1.u32 {d9},[r11]
|
/frameworks/rs/cpu_ref/ |
rsCpuIntrinsics_neon_3DLUT.S | 121 vmov.s32 d9, r4, r5 181 vmla.s32 q6, q8, d9[0] 182 vmla.s32 q7, q9, d9[0] 183 vmla.s32 q6, q10, d9[1] 184 vmla.s32 q7, q11, d9[1]
|