| /external/llvm/lib/CodeGen/ |
| Spiller.cpp | 69 tri = mf.getTarget().getRegisterInfo();
|
| LocalStackSlotAllocation.cpp | 105 const TargetRegisterInfo *TRI = MF.getTarget().getRegisterInfo();
275 const TargetRegisterInfo *TRI = Fn.getTarget().getRegisterInfo();
|
| PrologEpilogInserter.cpp | 113 const TargetRegisterInfo *TRI = Fn.getTarget().getRegisterInfo();
242 const TargetRegisterInfo *RegInfo = F.getTarget().getRegisterInfo();
342 const TargetRegisterInfo *TRI = Fn.getTarget().getRegisterInfo();
518 const TargetRegisterInfo *RegInfo = Fn.getTarget().getRegisterInfo();
742 assert(TM.getRegisterInfo() && "TM::getRegisterInfo() must be implemented!");
744 const TargetRegisterInfo &TRI = *TM.getRegisterInfo();
[all...] |
| RegAllocPBQP.cpp | 191 const TargetRegisterInfo *tri = mf->getTarget().getRegisterInfo();
320 CoalescerPair cp(*tm.getRegisterInfo());
535 tri = tm->getRegisterInfo();
|
| StackMaps.cpp | 125 AP.TM.getRegisterInfo()->getMinimalPhysRegClass(MOI->getReg());
161 const TargetRegisterInfo *TRI = AP.TM.getRegisterInfo();
488 const TargetRegisterInfo *TRI = AP.TM.getRegisterInfo();
|
| VirtRegMap.cpp | 58 TRI = mf.getTarget().getRegisterInfo();
208 TRI = TM->getRegisterInfo();
|
| CallingConvLower.cpp | 30 TRI(*TM.getRegisterInfo()), Locs(locs), Context(C),
|
| ExpandPostRAPseudos.cpp | 185 TRI = MF.getTarget().getRegisterInfo();
|
| /external/llvm/lib/Target/ARM/ |
| Thumb1FrameLowering.cpp | 57 static_cast<const Thumb1RegisterInfo*>(MF.getTarget().getRegisterInfo());
91 const MCRegisterInfo *MRI = MMI.getContext().getRegisterInfo();
93 static_cast<const Thumb1RegisterInfo*>(MF.getTarget().getRegisterInfo());
325 static_cast<const Thumb1RegisterInfo*>(MF.getTarget().getRegisterInfo());
|
| /external/llvm/lib/Target/R600/ |
| AMDGPUInstrInfo.h | 52 virtual const AMDGPURegisterInfo &getRegisterInfo() const = 0;
|
| AMDGPUMCInstLower.cpp | 116 *TM.getRegisterInfo());
|
| SIInstrInfo.h | 61 const SIRegisterInfo &getRegisterInfo() const override {
|
| SILowerI1Copies.cpp | 75 const TargetRegisterInfo *TRI = MF.getTarget().getRegisterInfo();
|
| AMDGPUAsmPrinter.cpp | 152 static_cast<const R600RegisterInfo*>(TM.getRegisterInfo());
219 static_cast<const SIRegisterInfo*>(TM.getRegisterInfo());
|
| AMDGPUISelDAGToDAG.cpp | 136 return TM.getRegisterInfo()->getRegClass(RegClass);
140 const TargetRegisterClass *SuperRC = TM.getRegisterInfo()->getRegClass(RCID);
144 return TM.getRegisterInfo()->getSubClassWithSubReg(SuperRC, SubRegIdx);
233 static_cast<const AMDGPURegisterInfo*>(TM.getRegisterInfo());
235 static_cast<const SIRegisterInfo*>(TM.getRegisterInfo());
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| AMDGPUInstrInfo.h | 49 virtual const AMDGPURegisterInfo &getRegisterInfo() const = 0;
|
| /external/llvm/lib/CodeGen/AsmPrinter/ |
| AsmPrinterDwarf.cpp | 252 const TargetRegisterInfo *TRI = TM.getRegisterInfo();
334 const TargetRegisterInfo *TRI = TM.getRegisterInfo();
|
| /external/llvm/lib/Target/PowerPC/ |
| PPCCodeEmitter.cpp | 151 return 0x80 >> TM.getRegisterInfo()->getEncodingValue(MO.getReg());
285 return TM.getRegisterInfo()->getEncodingValue(MO.getReg());
|
| PPCFrameLowering.cpp | 257 const TargetRegisterInfo *TRI = MF->getTarget().getRegisterInfo();
375 static_cast<const PPCRegisterInfo*>(MF.getTarget().getRegisterInfo());
462 static_cast<const PPCRegisterInfo*>(MF.getTarget().getRegisterInfo());
502 static_cast<const PPCRegisterInfo*>(MF.getTarget().getRegisterInfo());
505 const MCRegisterInfo *MRI = MMI.getContext().getRegisterInfo();
817 static_cast<const PPCRegisterInfo*>(MF.getTarget().getRegisterInfo());
[all...] |
| /external/llvm/lib/Target/SystemZ/ |
| SystemZLongBranch.cpp | 360 BRCL->addRegisterKilled(SystemZ::CC, &TII->getRegisterInfo());
378 BRCL->addRegisterKilled(SystemZ::CC, &TII->getRegisterInfo());
|
| SystemZFrameLowering.cpp | 68 const TargetRegisterInfo *TRI = MF.getTarget().getRegisterInfo();
111 const TargetRegisterInfo *RI = MBB.getParent()->getTarget().getRegisterInfo();
318 const MCRegisterInfo *MRI = MMI.getContext().getRegisterInfo();
|
| /external/llvm/lib/Target/AArch64/ |
| AArch64FrameLowering.cpp | 89 const TargetRegisterInfo *RegInfo = MF.getTarget().getRegisterInfo();
160 const MCRegisterInfo *MRI = MMI.getContext().getRegisterInfo();
208 MF.getTarget().getRegisterInfo());
440 MF.getTarget().getRegisterInfo());
551 MF.getTarget().getRegisterInfo());
764 MF.getTarget().getRegisterInfo());
[all...] |
| /external/llvm/lib/Target/X86/ |
| X86FrameLowering.cpp | 49 const TargetRegisterInfo *RegInfo = MF.getTarget().getRegisterInfo();
316 const MCRegisterInfo *MRI = MMI.getContext().getRegisterInfo();
443 static_cast<const X86RegisterInfo *>(MF.getTarget().getRegisterInfo());
837 static_cast<const X86RegisterInfo *>(MF.getTarget().getRegisterInfo());
[all...] |
| /external/llvm/lib/Target/Mips/ |
| MipsDelaySlotFiller.cpp | 278 assert(MF.getTarget().getRegisterInfo()->getAllocatableSet(MF).test(R) &&
289 : TRI(*TM.getRegisterInfo()), Defs(TRI.getNumRegs(), false),
559 || I->modifiesRegister(Mips::SP, TM.getRegisterInfo()))
|
| /external/llvm/lib/Target/Mips/AsmParser/ |
| MipsAsmParser.cpp | [all...] |
