HomeSort by relevance Sort by last modified time
    Searched refs:s7 (Results 126 - 150 of 198) sorted by null

1 2 3 4 56 7 8

  /external/llvm/test/MC/Mips/mips1/
invalid-mips4.s 26 dmult $s7,$9 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
53 ldxc1 $f8,$s7($15) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
63 movn.s $f12,$f0,$s7 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
invalid-mips5.s 51 ldxc1 $f8,$s7($t3) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
62 movn.s $f12,$f0,$s7 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
  /art/test/004-JniTest/
jni_test.cc 202 jshort s7, jshort s8, jshort s9, jshort s10) {
209 assert(s7 == -7);
  /art/test/115-native-bridge/
nativebridge.cc 144 jshort s7, jshort s8, jshort s9, jshort s10) {
149 return fnPtr(env, klass, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10);
  /external/llvm/test/MC/Mips/mips32/
invalid-mips32r2.s 12 ldxc1 $f8,$s7($t7) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
  /external/llvm/test/MC/Mips/mips4/
invalid-mips64r2.s 25 msub $s7,$k1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
  /external/llvm/test/MC/Mips/mips64r6/
invalid-mips3.s 12 dmult $s7,$9 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
  /external/chromium_org/third_party/libvpx/source/libvpx/vp9/common/arm/neon/
vp9_iht4x4_add_neon.asm 67 vsubw.s16 q15, q15, d18 ; s7 = x0 + x3 - x2
75 vmul.s32 q15, q15, q8 ; x2 = sinpi_3_9 * s7
  /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/armv7/
omxSP_FFTFwd_RToCCS_F32_Sfs_s.S 98 #define w0i s7
armSP_FFT_CToC_FC32_Radix4_unsafe_s.S 75 #define x3i s7
  /external/libvpx/libvpx/vp9/common/arm/neon/
vp9_iht4x4_add_neon.asm 67 vsubw.s16 q15, q15, d18 ; s7 = x0 + x3 - x2
75 vmul.s32 q15, q15, q8 ; x2 = sinpi_3_9 * s7
  /external/llvm/test/MC/Mips/
mips-register-names-o32.s 31 addiu $s7, $zero, 0 # CHECK: encoding: [0x24,0x17,0x00,0x00]
mips64-register-names-n32-n64.s 37 daddiu $s7, $zero, 0 # CHECK: encoding: [0x64,0x17,0x00,0x00]
mips64-register-names-o32.s 32 daddiu $s7, $zero, 0 # CHECK: encoding: [0x64,0x17,0x00,0x00]
set-at-directive.s 120 .set at=$s7
  /external/llvm/test/MC/Mips/mips2/
invalid-mips5.s 47 ldxc1 $f8,$s7($t3) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
58 movn.s $f12,$f0,$s7 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
  /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp9/common/arm/neon/
vp9_iht4x4_add_neon.asm 67 vsubw.s16 q15, q15, d18 ; s7 = x0 + x3 - x2
75 vmul.s32 q15, q15, q8 ; x2 = sinpi_3_9 * s7
  /external/chromium_org/third_party/libvpx/source/libvpx/vp8/common/x86/
loopfilter_block_sse2_x86_64.asm 323 %define s7 [spp + 2 * stride3]
460 punpcklbw xmm6, s7 ; 60 70
461 punpckhbw xmm7, s7 ; 68 78
766 movdqa s7, xmm11
  /external/libvpx/libvpx/vp8/common/x86/
loopfilter_block_sse2.asm 323 %define s7 [spp + 2 * stride3]
460 punpcklbw xmm6, s7 ; 60 70
461 punpckhbw xmm7, s7 ; 68 78
766 movdqa s7, xmm11
  /external/llvm/test/MC/Mips/mips5/
invalid-mips64r2.s 29 msub $s7,$k1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
  /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/common/x86/
loopfilter_block_sse2.asm 323 %define s7 [spp + 2 * stride3]
460 punpcklbw xmm6, s7 ; 60 70
461 punpckhbw xmm7, s7 ; 68 78
766 movdqa s7, xmm11
  /external/chromium_org/v8/src/mips/
simulator-mips.h 124 s0, s1, s2, s3, s4, s5, s6, s7, enumerator in enum:v8::internal::Simulator::Register
  /external/chromium_org/v8/test/webkit/
regexp-zero-length-alternatives.js 35 var s7 = "g0"; variable
267 shouldBe('s7.match(re33)', '["g0"]');
  /external/tremolo/Tremolo/
mdctARM.s 833 SUB r14,r12,r14,LSL #1 @ r14= s7 = x[6] - x[7]
837 SUB r3, r14,r7 @ r3 = x[1] = s7 - s1
838 ADD r5, r3, r7, LSL #1 @ r5 = x[3] = s7 + s1
862 SUB r14,r12,r14,LSL #1 @ r14= s7 = x[6] - x[7]
866 SUB r3, r14,r7 @ r3 = x[1] = s7 - s1
867 ADD r5, r3, r7, LSL #1 @ r5 = x[3] = s7 + s1
948 SUB r14,r12,r14,LSL #1 @ r14= s7 = x[6] - x[7]
952 SUB r3, r14,r7 @ r3 = x[1] = s7 - s1
953 ADD r5, r3, r7, LSL #1 @ r5 = x[3] = s7 + s1
977 SUB r14,r12,r14,LSL #1 @ r14= s7 = x[6] - x[7
    [all...]
  /external/chromium_org/third_party/libvpx/source/libvpx/vp9/encoder/x86/
vp9_dct_sse2.c 798 __m128i s0, s1, s2, s3, s4, s5, s6, s7; local
946 __m128i s0, s1, s2, s3, s4, s5, s6, s7; local
    [all...]

Completed in 1117 milliseconds

1 2 3 4 56 7 8