/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/intel/ |
intel_context.c | 509 if (intel->vtbl.invalidate_state) 510 intel->vtbl.invalidate_state( intel, new_state ); 810 intel->vtbl.destroy(intel);
|
/external/mesa3d/src/mesa/drivers/dri/intel/ |
intel_context.c | 509 if (intel->vtbl.invalidate_state) 510 intel->vtbl.invalidate_state( intel, new_state ); 810 intel->vtbl.destroy(intel);
|
/external/openssl/crypto/aes/asm/ |
aesv8-armx.pl | 82 vtbl.8 $key,{$in0},$mask 100 vtbl.8 $key,{$in0},$mask 114 vtbl.8 $key,{$in0},$mask 140 vtbl.8 $key,{$in1},$mask 175 vtbl.8 $key,{$in1},$mask 939 sprintf "vtbl.8 d%d,{q%d},d%d\n\t". 940 "vtbl.8 d%d,{q%d},d%d", 2*$1,$2,2*$3, 2*$1+1,$2,2*$3+1; 970 s/vtbl\.8\s+(.*)/unvtbl($1)/geo or
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv50/ |
nv50_miptree.c | 267 mt->base.vtbl = &nv50_miptree_vtbl; 333 mt->base.vtbl = &nv50_miptree_vtbl;
|
/external/mesa3d/src/gallium/drivers/nv50/ |
nv50_miptree.c | 267 mt->base.vtbl = &nv50_miptree_vtbl; 333 mt->base.vtbl = &nv50_miptree_vtbl;
|
/device/asus/flo/camera/QCamera2/stack/mm-camera-interface/src/ |
mm_camera_interface.c | [all...] |
/device/lge/hammerhead/camera/QCamera2/stack/mm-camera-interface/src/ |
mm_camera_interface.c | [all...] |
/device/moto/shamu/camera/QCamera2/stack/mm-camera-interface/src/ |
mm_camera_interface.c | [all...] |
/external/chromium_org/third_party/mesa/src/src/gallium/auxiliary/pipebuffer/ |
pb_bufmgr_mm.c | 200 mm_buf->base.vtbl = &mm_buffer_vtbl;
|
pb_bufmgr_pool.c | 304 pool_buf->base.vtbl = &pool_buffer_vtbl;
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/r600/ |
r600_buffer.c | 251 rbuffer->b.vtbl = &r600_buffer_vtbl;
|
/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/radeon/ |
radeon_fbo.c | 259 ok = rmesa->vtbl.check_blit(rb->Format, rrb->pitch / rrb->cpp); 281 ok = rmesa->vtbl.blit(ctx, rrb->bo, rrb->draw_offset, 442 ok = rmesa->vtbl.blit(ctx, rrb->map_bo, 0, 937 if (!radeon->vtbl.is_format_renderable(mesa_format)){
|
radeon_queryobj.c | 144 radeon->vtbl.emit_query_finish(radeon);
|
radeon_common_context.c | 240 if (radeon->vtbl.free_context) 241 radeon->vtbl.free_context(radeon->glCtx);
|
/external/mesa3d/src/gallium/auxiliary/pipebuffer/ |
pb_bufmgr_mm.c | 200 mm_buf->base.vtbl = &mm_buffer_vtbl;
|
pb_bufmgr_pool.c | 304 pool_buf->base.vtbl = &pool_buffer_vtbl;
|
/external/mesa3d/src/gallium/drivers/r600/ |
r600_buffer.c | 251 rbuffer->b.vtbl = &r600_buffer_vtbl;
|
/external/mesa3d/src/mesa/drivers/dri/radeon/ |
radeon_fbo.c | 259 ok = rmesa->vtbl.check_blit(rb->Format, rrb->pitch / rrb->cpp); 281 ok = rmesa->vtbl.blit(ctx, rrb->bo, rrb->draw_offset, 442 ok = rmesa->vtbl.blit(ctx, rrb->map_bo, 0, 937 if (!radeon->vtbl.is_format_renderable(mesa_format)){
|
radeon_queryobj.c | 144 radeon->vtbl.emit_query_finish(radeon);
|
radeon_common_context.c | 240 if (radeon->vtbl.free_context) 241 radeon->vtbl.free_context(radeon->glCtx);
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv30/ |
nv30_miptree.c | 298 mt->base.vtbl = &nv30_miptree_vtbl; 384 mt->base.vtbl = &nv30_miptree_vtbl;
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/svga/ |
svga_resource_texture.c | 415 tex->b.vtbl = &svga_texture_vtbl; 539 tex->b.vtbl = &svga_texture_vtbl;
|
/external/mesa3d/src/gallium/drivers/nv30/ |
nv30_miptree.c | 298 mt->base.vtbl = &nv30_miptree_vtbl; 384 mt->base.vtbl = &nv30_miptree_vtbl;
|
/external/mesa3d/src/gallium/drivers/svga/ |
svga_resource_texture.c | 415 tex->b.vtbl = &svga_texture_vtbl; 539 tex->b.vtbl = &svga_texture_vtbl;
|
/external/chromium_org/ppapi/native_client/src/trusted/plugin/ |
pnacl_coordinator.cc | 228 if (0 == (*((struct NaClDescVtbl const *)desc->base.vtbl)->Fstat)(desc,
|