Home | History | Annotate | Download | only in radeon

Lines Matching refs:bankw

670     mtilew = (tilew * surf->bankw * surf_man->hw_info.num_pipes) * surf->mtilea;
755 switch (surf->bankw) {
775 if ((tileb * surf->bankh * surf->bankw) < surf_man->hw_info.group_bytes) {
900 /* compute best tile_split, bankw, bankh, mtilea
914 surf->bankw = 1;
919 if ((tileb * surf->bankh * surf->bankw) >= surf_man->hw_info.group_bytes) {
971 /* bankw or bankh greater than 1 increase alignment requirement, not
972 * sure if it's worth using smaller bankw & bankh to stick with 2D
988 /* use bankw of 1 to minimize width alignment, might be interesting to
991 surf->bankw = 1;
1006 if ((tileb * surf->bankh * surf->bankw) >= surf_man->hw_info.group_bytes) {
1012 (surf->bankw * surf_man->hw_info.num_pipes)) >> 16;
1314 surf->bankw = 1;
1392 si_gb_tile_mode(gb_tile_mode, NULL, NULL, &surf->mtilea, &surf->bankw, &surf->bankh, &surf->tile_split);
1636 mtilew = (tilew * surf->bankw * num_pipes) * surf->mtilea;
2141 surf->bankw = 1;
2183 &surf->bankw, &surf->bankh);
2238 mtilew = (tilew * surf->bankw * num_pipes) * surf->mtilea;