Home | History | Annotate | Download | only in radeon

Lines Matching refs:tile_split

650                               unsigned bpe, unsigned tile_split,
664 if (tileb > tile_split && tile_split) {
665 slice_pt = tileb / tile_split;
729 switch (surf->tile_split) {
774 tileb = MIN2(surf->tile_split, 64 * surf->bpe * surf->nsamples);
816 surf->tile_split, 0, 0);
900 /* compute best tile_split, bankw, bankh, mtilea
913 surf->tile_split = 1024;
917 tileb = MIN2(surf->tile_split, 64 * surf->bpe * surf->nsamples);
937 /* Tweak TILE_SPLIT for performance here. */
942 surf->tile_split = 128;
945 surf->tile_split = 128;
948 surf->tile_split = 256;
951 surf->tile_split = 512;
961 surf->tile_split = MAX2(surf->nsamples * surf->bpe * 64, 256);
962 if (surf->tile_split > 4096)
963 surf->tile_split = 4096;
967 surf->tile_split = surf_man->hw_info.row_size;
983 tileb = MIN2(surf->tile_split, 64 * surf->nsamples);
985 tileb = MIN2(surf->tile_split, 64 * surf->bpe * surf->nsamples);
1071 uint32_t *tile_split)
1164 if (tile_split) {
1168 *tile_split = 64;
1171 *tile_split = 128;
1174 *tile_split = 256;
1177 *tile_split = 512;
1180 *tile_split = 1024;
1183 *tile_split = 2048;
1186 *tile_split = 4096;
1311 if (!surf->tile_split) {
1316 surf->tile_split = 64;
1392 si_gb_tile_mode(gb_tile_mode, NULL, NULL, &surf->mtilea, &surf->bankw, &surf->bankh, &surf->tile_split);
1614 unsigned tile_split,
1630 if (tileb > tile_split && tile_split) {
1631 slice_pt = tileb / tile_split;
1705 r = si_surface_init_2d(surf_man, surf, surf->level, surf->bpe, tile_mode, num_pipes, num_banks, surf->tile_split, 0, 0);
1863 unsigned tile_split, sample_split;
1895 tile_split = 64;
1898 tile_split = 128;
1901 tile_split = 256;
1904 tile_split = 512;
1907 tile_split = 1024;
1910 tile_split = 2048;
1913 tile_split = 4096;
1935 tile_split = MAX2(256, sample_split * tileb_1x);
1937 tile_split = MIN2(surf_man->hw_info.row_size, tile_split);
1940 tileb = MIN2(tile_split, nsamples * tileb_1x);
1948 *tile_split_ptr = tile_split;
2138 if (!surf->tile_split) {
2143 surf->tile_split = 64;
2182 NULL, &surf->tile_split, NULL, &surf->mtilea,
2210 unsigned tile_split,
2226 tile_split = MIN2(surf_man->hw_info.row_size, tile_split);
2232 if (tileb > tile_split && tile_split) {
2233 slice_pt = tileb / tile_split;
2307 surf->tile_split, num_pipes, num_banks, 0, 0);