Home | History | Annotate | Download | only in arm

Lines Matching refs:INVALID_NUB_REGNUM

1293 #define DEFINE_GPR_IDX(idx, reg, alt, gen) { e_regSetGPR, gpr_##reg, #reg, alt, Uint, Hex, 4, GPR_OFFSET_IDX(idx), gcc_##reg, dwarf_##reg, gen, INVALID_NUB_REGNUM, NULL, NULL}
1294 #define DEFINE_GPR_NAME(reg, alt, gen, inval) { e_regSetGPR, gpr_##reg, #reg, alt, Uint, Hex, 4, GPR_OFFSET_NAME(reg), gcc_##reg, dwarf_##reg, gen, INVALID_NUB_REGNUM, NULL, inval}
1309 INVALID_NUB_REGNUM };
1319 DEFINE_GPR_IDX ( 4, r4, NULL, INVALID_NUB_REGNUM ),
1320 DEFINE_GPR_IDX ( 5, r5, NULL, INVALID_NUB_REGNUM ),
1321 DEFINE_GPR_IDX ( 6, r6, NULL, INVALID_NUB_REGNUM ),
1323 DEFINE_GPR_IDX ( 8, r8, NULL, INVALID_NUB_REGNUM ),
1324 DEFINE_GPR_IDX ( 9, r9, NULL, INVALID_NUB_REGNUM ),
1325 DEFINE_GPR_IDX (10, r10, NULL, INVALID_NUB_REGNUM ),
1326 DEFINE_GPR_IDX (11, r11, NULL, INVALID_NUB_REGNUM ),
1327 DEFINE_GPR_IDX (12, r12, NULL, INVALID_NUB_REGNUM ),
1334 uint32_t g_contained_q0[] {vfp_q0, INVALID_NUB_REGNUM };
1335 uint32_t g_contained_q1[] {vfp_q1, INVALID_NUB_REGNUM };
1336 uint32_t g_contained_q2[] {vfp_q2, INVALID_NUB_REGNUM };
1337 uint32_t g_contained_q3[] {vfp_q3, INVALID_NUB_REGNUM };
1338 uint32_t g_contained_q4[] {vfp_q4, INVALID_NUB_REGNUM };
1339 uint32_t g_contained_q5[] {vfp_q5, INVALID_NUB_REGNUM };
1340 uint32_t g_contained_q6[] {vfp_q6, INVALID_NUB_REGNUM };
1341 uint32_t g_contained_q7[] {vfp_q7, INVALID_NUB_REGNUM };
1342 uint32_t g_contained_q8[] {vfp_q8, INVALID_NUB_REGNUM };
1343 uint32_t g_contained_q9[] {vfp_q9, INVALID_NUB_REGNUM };
1344 uint32_t g_contained_q10[] {vfp_q10, INVALID_NUB_REGNUM };
1345 uint32_t g_contained_q11[] {vfp_q11, INVALID_NUB_REGNUM };
1346 uint32_t g_contained_q12[] {vfp_q12, INVALID_NUB_REGNUM };
1347 uint32_t g_contained_q13[] {vfp_q13, INVALID_NUB_REGNUM };
1348 uint32_t g_contained_q14[] {vfp_q14, INVALID_NUB_REGNUM };
1349 uint32_t g_contained_q15[] {vfp_q15, INVALID_NUB_REGNUM };
1351 uint32_t g_invalidate_q0[] {vfp_q0, vfp_d0, vfp_d1, vfp_s0, vfp_s1, vfp_s2, vfp_s3, INVALID_NUB_REGNUM };
1352 uint32_t g_invalidate_q1[] {vfp_q1, vfp_d2, vfp_d3, vfp_s4, vfp_s5, vfp_s6, vfp_s7, INVALID_NUB_REGNUM };
1353 uint32_t g_invalidate_q2[] {vfp_q2, vfp_d4, vfp_d5, vfp_s8, vfp_s9, vfp_s10, vfp_s11, INVALID_NUB_REGNUM };
1354 INVALID_NUB_REGNUM };
1355 uint32_t g_invalidate_q4[] {vfp_q4, vfp_d8, vfp_d9, vfp_s16, vfp_s17, vfp_s18, vfp_s19, INVALID_NUB_REGNUM };
1356 uint32_t g_invalidate_q5[] {vfp_q5, vfp_d10, vfp_d11, vfp_s20, vfp_s21, vfp_s22, vfp_s23, INVALID_NUB_REGNUM };
1357 uint32_t g_invalidate_q6[] {vfp_q6, vfp_d12, vfp_d13, vfp_s24, vfp_s25, vfp_s26, vfp_s27, INVALID_NUB_REGNUM };
1358 uint32_t g_invalidate_q7[] {vfp_q7, vfp_d14, vfp_d15, vfp_s28, vfp_s29, vfp_s30, vfp_s31, INVALID_NUB_REGNUM };
1359 uint32_t g_invalidate_q8[] {vfp_q8, vfp_d16, vfp_d17, INVALID_NUB_REGNUM };
1360 uint32_t g_invalidate_q9[] {vfp_q9, vfp_d18, vfp_d19, INVALID_NUB_REGNUM };
1361 uint32_t g_invalidate_q10[] {vfp_q10, vfp_d20, vfp_d21, INVALID_NUB_REGNUM };
1362 uint32_t g_invalidate_q11[] {vfp_q11, vfp_d22, vfp_d23, INVALID_NUB_REGNUM };
1363 uint32_t g_invalidate_q12[] {vfp_q12, vfp_d24, vfp_d25, INVALID_NUB_REGNUM };
1364 uint32_t g_invalidate_q13[] {vfp_q13, vfp_d26, vfp_d27, INVALID_NUB_REGNUM };
1365 uint32_t g_invalidate_q14[] {vfp_q14, vfp_d28, vfp_d29, INVALID_NUB_REGNUM };
1366 uint32_t g_invalidate_q15[] {vfp_q15, vfp_d30, vfp_d31, INVALID_NUB_REGNUM };
1376 #define DEFINE_VFP_S_IDX(idx) e_regSetVFP, vfp_s##idx - vfp_s0, "s" #idx, NULL, IEEE754, FLOAT_FORMAT, 4, VFP_S_OFFSET_IDX(idx), INVALID_NUB_REGNUM, dwarf_s##idx, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM
1377 #define DEFINE_VFP_D_IDX(idx) e_regSetVFP, vfp_d##idx - vfp_s0, "d" #idx, NULL, IEEE754, FLOAT_FORMAT, 8, VFP_D_OFFSET_IDX(idx), INVALID_NUB_REGNUM, dwarf_d##idx, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM
1378 #define DEFINE_VFP_Q_IDX(idx) e_regSetVFP, vfp_q##idx - vfp_s0, "q" #idx, NULL, Vector, VectorOfUInt8, 16, VFP_Q_OFFSET_IDX(idx), INVALID_NUB_REGNUM, dwarf_q##idx, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM
1467 { e_regSetVFP, vfp_fpscr, "fpscr", NULL, Uint, Hex, 4, VFP_OFFSET_NAME(fpscr), INVALID_NUB_REGNUM, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM, NULL, NULL }
1475 { e_regSetVFP, exc_exception , "exception" , NULL, Uint, Hex, 4, EXC_OFFSET(exception) , INVALID_NUB_REGNUM, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM },
1476 { e_regSetVFP, exc_fsr , "fsr" , NULL, Uint, Hex, 4, EXC_OFFSET(fsr) , INVALID_NUB_REGNUM, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM },
1477 { e_regSetVFP, exc_far , "far" , NULL, Uint, Hex, 4, EXC_OFFSET(far) , INVALID_NUB_REGNUM, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM, INVALID_NUB_REGNUM }