Home | History | Annotate | Download | only in AArch64

Lines Matching defs:Width

113   template<int Width>
116 return SelectAddrModeWRO(N, Width / 8, Base, Offset, SignExtend, DoShift);
119 template<int Width>
122 return SelectAddrModeXRO(N, Width / 8, Base, Offset, SignExtend, DoShift);
184 bool SelectCVTFixedPosOperand(SDValue N, SDValue &FixedPos, unsigned Width);
1442 // with MaskImm >> ShiftImm to search for the bit width.
1533 // Note: The width operand is encoded as width-1.
1534 unsigned Width = VT.getSizeInBits() - Trunc_bits - Srl_imm - 1;
1539 MSB = LSB + Width;
1918 int DstLSB, Width;
1927 // Compute the width of the bitfield insertion
1929 Width = ImmS - ImmR + 1;
1933 if (Width <= 0)
1939 DstLSB, Width)) {
1941 ImmS = Width - 1;
1959 APInt::getBitsSet(KnownZero.getBitWidth(), DstLSB, DstLSB + Width);