Home | History | Annotate | Download | only in ARM

Lines Matching defs:RegClass

1566   SDValue RegClass =
1570 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };
1577 SDValue RegClass =
1581 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };
1588 SDValue RegClass = CurDAG->getTargetConstant(ARM::QPRRegClassID, MVT::i32);
1591 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };
1598 SDValue RegClass = CurDAG->getTargetConstant(ARM::QQPRRegClassID, MVT::i32);
1601 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 };
1609 SDValue RegClass =
1615 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1,
1624 SDValue RegClass = CurDAG->getTargetConstant(ARM::QQPRRegClassID, MVT::i32);
1629 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1,
1638 SDValue RegClass = CurDAG->getTargetConstant(ARM::QQQQPRRegClassID, MVT::i32);
1643 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1,