Home | History | Annotate | Download | only in ARM

Lines Matching refs:v4i16

81     { ISD::SIGN_EXTEND, MVT::v4i32, MVT::v4i16, 0 },
82 { ISD::ZERO_EXTEND, MVT::v4i32, MVT::v4i16, 0 },
86 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i32, 1 },
89 { ISD::SIGN_EXTEND, MVT::v4i64, MVT::v4i16, 3 },
90 { ISD::ZERO_EXTEND, MVT::v4i64, MVT::v4i16, 3 },
118 { ISD::SINT_TO_FP, MVT::v4f32, MVT::v4i16, 2 },
119 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i16, 2 },
133 { ISD::FP_TO_SINT, MVT::v4i16, MVT::v4f32, 2 },
134 { ISD::FP_TO_UINT, MVT::v4i16, MVT::v4f32, 2 },
376 {ISD::VECTOR_SHUFFLE, MVT::v4i16, 2},
415 { ISD::SDIV, MVT::v4i16, ReciprocalDivCost},
416 { ISD::UDIV, MVT::v4i16, ReciprocalDivCost},
417 { ISD::SREM, MVT::v4i16, 4 * FunctionCallDivCost},
418 { ISD::UREM, MVT::v4i16, 4 * FunctionCallDivCost},