Home | History | Annotate | Download | only in R600

Lines Matching refs:v8i32

57   addRegisterClass(MVT::v8i32, &AMDGPU::SReg_256RegClass);
65 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v8i32, Expand);
84 setOperationAction(ISD::LOAD, MVT::v8i32, Custom);
87 setOperationAction(ISD::STORE, MVT::v8i32, Custom);
160 setTruncStoreAction(MVT::v8i32, MVT::v8i16, Expand);
178 for (MVT VT : {MVT::v8i32, MVT::v8f32, MVT::v16i32, MVT::v16f32}) {