Home | History | Annotate | Download | only in X86

Lines Matching refs:v8i32

116     { ISD::SDIV, MVT::v8i32,  15 }, // vpmuldq sequence
117 { ISD::UDIV, MVT::v8i32, 15 }, // vpmuludq sequence
137 // Shifts on v4i64/v8i32 on AVX2 is legal even though we declare to
142 { ISD::SHL, MVT::v8i32, 1 },
143 { ISD::SRL, MVT::v8i32, 1 },
144 { ISD::SRA, MVT::v8i32, 1 },
163 { ISD::SDIV, MVT::v8i32, 8*20 },
167 { ISD::UDIV, MVT::v8i32, 8*20 },
293 { ISD::MUL, MVT::v8i32, 4 },
294 { ISD::SUB, MVT::v8i32, 4 },
295 { ISD::ADD, MVT::v8i32, 4 },
310 // v16i16 and v8i32 shifts by non-uniform constants are lowered into a
312 if (ISD == ISD::SHL && (VT == MVT::v8i32 || VT == MVT::v16i16) &&
372 {ISD::VECTOR_SHUFFLE, MVT::v8i32, 1}, // vblendps
505 { ISD::TRUNCATE, MVT::v8i32, MVT::v8i64, 1 },
525 { ISD::SINT_TO_FP, MVT::v8f64, MVT::v8i32, 1 },
545 { ISD::SIGN_EXTEND, MVT::v8i32, MVT::v8i1, 3 },
546 { ISD::ZERO_EXTEND, MVT::v8i32, MVT::v8i1, 3 },
547 { ISD::SIGN_EXTEND, MVT::v8i32, MVT::v8i8, 3 },
548 { ISD::ZERO_EXTEND, MVT::v8i32, MVT::v8i8, 3 },
549 { ISD::SIGN_EXTEND, MVT::v8i32, MVT::v8i16, 1 },
550 { ISD::ZERO_EXTEND, MVT::v8i32, MVT::v8i16, 1 },
563 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 2 },
564 { ISD::TRUNCATE, MVT::v8i16, MVT::v8i32, 2 },
565 { ISD::TRUNCATE, MVT::v8i32, MVT::v8i64, 4 },
570 { ISD::UINT_TO_FP, MVT::v8f32, MVT::v8i32, 8 },
577 { ISD::SIGN_EXTEND, MVT::v8i32, MVT::v8i1, 7 },
578 { ISD::ZERO_EXTEND, MVT::v8i32, MVT::v8i1, 4 },
579 { ISD::SIGN_EXTEND, MVT::v8i32, MVT::v8i8, 7 },
580 { ISD::ZERO_EXTEND, MVT::v8i32, MVT::v8i8, 4 },
581 { ISD::SIGN_EXTEND, MVT::v8i32, MVT::v8i16, 4 },
582 { ISD::ZERO_EXTEND, MVT::v8i32, MVT::v8i16, 4 },
595 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 4 },
596 { ISD::TRUNCATE, MVT::v8i16, MVT::v8i32, 5 },
598 { ISD::TRUNCATE, MVT::v8i32, MVT::v8i64, 9 },
603 { ISD::SINT_TO_FP, MVT::v8f32, MVT::v8i32, 1 },
616 { ISD::UINT_TO_FP, MVT::v8f32, MVT::v8i32, 9 },
640 { ISD::FP_TO_UINT, MVT::v8i32, MVT::v8f32, 8*4 },
685 { ISD::SETCC, MVT::v8i32, 4 },
692 { ISD::SETCC, MVT::v8i32, 1 },
910 { ISD::ADD, MVT::v8i32, 5 },
929 { ISD::ADD, MVT::v8i32, 5 },