Home | History | Annotate | Download | only in arm

Lines Matching full:src2

128   void Mls(Register dst, Register src1, Register src2, Register srcA,
130 void And(Register dst, Register src1, const Operand& src2,
320 void Push(Register src1, Register src2, Condition cond = al) {
321 DCHECK(!src1.is(src2));
322 if (src1.code() > src2.code()) {
323 stm(db_w, sp, src1.bit() | src2.bit(), cond);
326 str(src2, MemOperand(sp, 4, NegPreIndex), cond);
331 void Push(Register src1, Register src2, Register src3, Condition cond = al) {
332 DCHECK(!src1.is(src2));
333 DCHECK(!src2.is(src3));
335 if (src1.code() > src2.code()) {
336 if (src2.code() > src3.code()) {
337 stm(db_w, sp, src1.bit() | src2.bit() | src3.bit(), cond);
339 stm(db_w, sp, src1.bit() | src2.bit(), cond);
344 Push(src2, src3, cond);
350 Register src2,
354 DCHECK(!src1.is(src2));
355 DCHECK(!src2.is(src3));
358 DCHECK(!src2.is(src4));
360 if (src1.code() > src2.code()) {
361 if (src2.code() > src3.code()) {
365 src1.bit() | src2.bit() | src3.bit() | src4.bit(),
368 stm(db_w, sp, src1.bit() | src2.bit() | src3.bit(), cond);
372 stm(db_w, sp, src1.bit() | src2.bit(), cond);
377 Push(src2, src3, src4, cond);
382 void Pop(Register src1, Register src2, Condition cond = al) {
383 DCHECK(!src1.is(src2));
384 if (src1.code() > src2.code()) {
385 ldm(ia_w, sp, src1.bit() | src2.bit(), cond);
387 ldr(src2, MemOperand(sp, 4, PostIndex), cond);
393 void Pop(Register src1, Register src2, Register src3, Condition cond = al) {
394 DCHECK(!src1.is(src2));
395 DCHECK(!src2.is(src3));
397 if (src1.code() > src2.code()) {
398 if (src2.code() > src3.code()) {
399 ldm(ia_w, sp, src1.bit() | src2.bit() | src3.bit(), cond);
402 ldm(ia_w, sp, src1.bit() | src2.bit(), cond);
405 Pop(src2, src3, cond);
412 Register src2,
416 DCHECK(!src1.is(src2));
417 DCHECK(!src2.is(src3));
420 DCHECK(!src2.is(src4));
422 if (src1.code() > src2.code()) {
423 if (src2.code() > src3.code()) {
427 src1.bit() | src2.bit() | src3.bit() | src4.bit(),
431 ldm(ia_w, sp, src1.bit() | src2.bit() | src3.bit(), cond);
435 ldm(ia_w, sp, src1.bit() | src2.bit(), cond);
438 Pop(src2, src3, src4, cond);
468 Register src2,
492 const DwVfpRegister src2,
495 const double src2,
500 const DwVfpRegister src2,
504 const double src2,
1097 void MovToFloatParameters(DwVfpRegister src1, DwVfpRegister src2);