Home | History | Annotate | Download | only in arm

Lines Matching full:src4

352             Register src4,
357     DCHECK(!src1.is(src4));
358     DCHECK(!src2.is(src4));
359     DCHECK(!src3.is(src4));
362         if (src3.code() > src4.code()) {
365               src1.bit() | src2.bit() | src3.bit() | src4.bit(),
369           str(src4, MemOperand(sp, 4, NegPreIndex), cond);
373         Push(src3, src4, cond);
377       Push(src2, src3, src4, cond);
414            Register src4,
419     DCHECK(!src1.is(src4));
420     DCHECK(!src2.is(src4));
421     DCHECK(!src3.is(src4));
424         if (src3.code() > src4.code()) {
427               src1.bit() | src2.bit() | src3.bit() | src4.bit(),
430           ldr(src4, MemOperand(sp, 4, PostIndex), cond);
434         Pop(src3, src4, cond);
438       Pop(src2, src3, src4, cond);