Home | History | Annotate | Download | only in mips64

Lines Matching full:instruction

188   // instruction.
268 void Format(Instruction* instr, const char* format);
276 inline uint16_t ReadHU(int64_t addr, Instruction* instr);
277 inline int16_t ReadH(int64_t addr, Instruction* instr);
279 inline void WriteH(int64_t addr, uint16_t value, Instruction* instr);
280 inline void WriteH(int64_t addr, int16_t value, Instruction* instr);
282 inline uint32_t ReadWU(int64_t addr, Instruction* instr);
283 inline int32_t ReadW(int64_t addr, Instruction* instr);
284 inline void WriteW(int64_t addr, int32_t value, Instruction* instr);
285 inline int64_t Read2W(int64_t addr, Instruction* instr);
286 inline void Write2W(int64_t addr, int64_t value, Instruction* instr);
288 inline double ReadD(int64_t addr, Instruction* instr);
289 inline void WriteD(int64_t addr, double value, Instruction* instr);
315 // Executing is handled based on the instruction type.
316 void DecodeTypeRegister(Instruction* instr);
319 void ConfigureTypeRegister(Instruction* instr,
329 void DecodeTypeImmediate(Instruction* instr);
330 void DecodeTypeJump(Instruction* instr);
333 void SoftwareInterrupt(Instruction* instr);
338 void HandleStop(uint64_t code, Instruction* instr);
339 bool IsStopInstruction(Instruction* instr);
347 // Executes one instruction.
348 void InstructionDecode(Instruction* instr);
349 // Execute one instruction placed in a branch delay slot.
350 void BranchDelayInstructionDecode(Instruction* instr) {
366 static void CheckICache(v8::internal::HashMap* i_cache, Instruction* instr);
419 Instruction* break_pc_;
426 // instruction, if bit 31 of watched_stops_[code].count is unset.