Home | History | Annotate | Download | only in priv

Lines Matching refs:Triop

4032       IRTriop *triop = e->Iex.Triop.details;
4034 switch (triop->op) {
4047 HReg r_srcL = iselDblExpr(env, triop->arg2, IEndianess);
4048 HReg r_srcR = iselDblExpr(env, triop->arg3, IEndianess);
4049 set_FPU_rounding_mode( env, triop->arg1, IEndianess );
4491 IRTriop *triop = e->Iex.Triop.details;
4494 switch (triop->op) {
4512 HReg r_srcL = iselDfp64Expr( env, triop->arg2, IEndianess );
4513 HReg r_srcR = iselDfp64Expr( env, triop->arg3, IEndianess );
4515 set_FPU_DFP_rounding_mode( env, triop->arg1, IEndianess );
4520 switch (triop->op) {
4527 HReg r_srcL = iselDfp64Expr(env, triop->arg2, IEndianess);
4528 HReg r_srcR = iselDfp64Expr(env, triop->arg3, IEndianess);
4529 PPCRI* rmc = iselWordExpr_RI(env, triop->arg1, IEndianess);
4537 HReg r_srcR = iselDfp64Expr(env, triop->arg3, IEndianess);
4538 PPCRI* rmc = iselWordExpr_RI(env, triop->arg1, IEndianess);
4540 HReg i8_val = iselWordExpr_R(env, triop->arg2, IEndianess);
4730 IRTriop *triop = e->Iex.Triop.details;
4735 switch (triop->op) {
4757 iselDfp128Expr( &r_dstHi, &r_dstLo, env, triop->arg2, IEndianess );
4758 iselDfp128Expr( &r_srcRHi, &r_srcRLo, env, triop->arg3, IEndianess );
4759 set_FPU_DFP_rounding_mode( env, triop->arg1, IEndianess );
4767 switch (triop->op) {
4775 PPCRI* rmc = iselWordExpr_RI(env, triop->arg1, IEndianess);
4778 iselDfp128Expr(&r_dstHi, &r_dstLo, env, triop->arg2, IEndianess);
4779 iselDfp128Expr(&r_srcHi, &r_srcLo, env, triop->arg3, IEndianess);
4791 PPCRI* rmc = iselWordExpr_RI(env, triop->arg1, IEndianess);
4794 HReg i8_val = iselWordExpr_R(env, triop->arg2, IEndianess);
4797 iselDfp128Expr(&r_srcHi, &r_srcLo, env, triop->arg3, IEndianess);
5399 IRTriop *triop = e->Iex.Triop.details;
5400 switch (triop->op) {
5404 HReg arg1 = iselVecExpr(env, triop->arg1, IEndianess);
5405 HReg arg2 = iselVecExpr(env, triop->arg2, IEndianess);
5407 PPCRI* ps = iselWordExpr_RI(env, triop->arg3, IEndianess);
5417 HReg argL = iselVecExpr(env, triop->arg2, IEndianess);
5418 HReg argR = iselVecExpr(env, triop->arg3, IEndianess);
5426 set_FPU_rounding_mode(env, triop->arg1, IEndianess);
5433 } /* switch (e->Iex.Triop.op) */