/external/llvm/lib/Target/AArch64/ |
AArch64DeadRegisterDefinitionsPass.cpp | 98 unsigned NewReg; 104 NewReg = AArch64::WZR; 107 NewReg = AArch64::XZR; 111 MO.setReg(NewReg);
|
/external/llvm/lib/Target/ARM/InstPrinter/ |
ARMInstPrinter.cpp | 282 MCOperand NewReg; 287 NewReg = MCOperand::CreateReg(MRI.getMatchingSuperReg( 289 NewMI.addOperand(NewReg); [all...] |
/external/clang/lib/StaticAnalyzer/Core/ |
ExprEngineCXX.cpp | 435 const MemRegion *NewReg = symVal.castAs<loc::MemRegionVal>().getRegion(); 438 getStoreManager().GetElementZeroRegion(NewReg, ObjTy);
|
/external/llvm/lib/CodeGen/ |
CriticalAntiDepBreaker.cpp | 320 // be replaced by NewReg. Return true if any of their parent instructions may 325 // the two-address instruction also defines NewReg, as may happen with 329 // both NewReg and AntiDepReg covers it. 333 unsigned NewReg) 339 // operands, in case they may be assigned to NewReg. In this case antidep 344 // Handle cases in which this instruction defines NewReg. 349 if (CheckOper.isRegMask() && CheckOper.clobbersPhysReg(NewReg)) 353 CheckOper.getReg() != NewReg) 356 // Don't allow the instruction to define NewReg and AntiDepReg. 362 // NewReg [all...] |
MachineCSE.cpp | 541 unsigned NewReg = CSMI->getOperand(i).getReg(); 550 if (MO.isImplicit() && !MO.isDead() && OldReg == NewReg) 553 if (OldReg == NewReg) { 559 TargetRegisterInfo::isVirtualRegister(NewReg) && 562 if (!isProfitableToCSE(NewReg, OldReg, CSMI, MI)) { 571 if (!MRI->constrainRegClass(NewReg, OldRC)) { 577 CSEPairs.push_back(std::make_pair(OldReg, NewReg)); 585 unsigned NewReg = CSEPairs[i].second; 587 MachineInstr *Def = MRI->getUniqueVRegDef(NewReg); 589 Def->clearRegisterDeads(NewReg); [all...] |
PeepholeOptimizer.cpp | 654 /// \brief Rewrite the current source with \p NewReg and \p NewSubReg 657 virtual bool RewriteCurrentSource(unsigned NewReg, unsigned NewSubReg) { 661 MOSrc.setReg(NewReg); 707 bool RewriteCurrentSource(unsigned NewReg, unsigned NewSubReg) override { 712 MO.setReg(NewReg); 756 bool RewriteCurrentSource(unsigned NewReg, unsigned NewSubReg) override { 761 CopyLike.getOperand(CurrentSrcIdx).setReg(NewReg); [all...] |
TailDuplication.cpp | 89 void AddSSAUpdateEntry(unsigned OrigReg, unsigned NewReg, 380 void TailDuplicatePass::AddSSAUpdateEntry(unsigned OrigReg, unsigned NewReg, 384 LI->second.push_back(std::make_pair(BB, NewReg)); 387 Vals.push_back(std::make_pair(BB, NewReg)); 443 unsigned NewReg = MRI->createVirtualRegister(RC); 444 MO.setReg(NewReg); 445 LocalVRMap.insert(std::make_pair(Reg, NewReg)); 447 AddSSAUpdateEntry(Reg, NewReg, PredBB); [all...] |
TwoAddressInstructionPass.cpp | 740 unsigned NewReg = 0; 743 NewReg, IsDstPhys)) { 753 VirtRegPairs.push_back(NewReg); 756 bool isNew = SrcRegMap.insert(std::make_pair(NewReg, Reg)).second; 758 assert(SrcRegMap[NewReg] == Reg && "Can't map to two src registers!"); 759 VirtRegPairs.push_back(NewReg); 760 Reg = NewReg; [all...] |
RegisterCoalescer.cpp | 667 unsigned NewReg = NewDstMO.getReg(); 668 if (NewReg != IntB.reg || !IntB.Query(AValNo->def).isKill()) 731 UseMO.setReg(NewReg); 741 if (TargetRegisterInfo::isPhysicalRegister(NewReg)) 742 UseMO.substPhysReg(NewReg, *TRI); 744 UseMO.setReg(NewReg); [all...] |
/external/llvm/lib/Target/ARM/ |
A15SDOptimizer.cpp | 658 unsigned NewReg = optimizeSDPattern(MI); 660 if (NewReg != 0) { 666 // reference into a plain DPR, and that will end poorly. NewReg is 669 MRI->constrainRegClass(NewReg, MRI->getRegClass((*I)->getReg())); 673 << PrintReg(NewReg) << "\n"); 674 (*I)->substVirtReg(NewReg, 0, *TRI); 677 Replacements[MI] = NewReg;
|
ARMBaseInstrInfo.cpp | [all...] |
/external/llvm/lib/Target/Hexagon/ |
HexagonInstrInfo.cpp | 674 unsigned NewReg = RegInfo.createVirtualRegister(TRC); 675 return NewReg; [all...] |
/external/llvm/lib/Target/X86/ |
X86FloatingPoint.cpp | [all...] |
/external/llvm/utils/TableGen/ |
CodeGenRegisters.cpp | 586 Record *NewReg = new Record(Name, Def->getLoc(), Def->getRecords()); 587 Elts.insert(NewReg); 593 NewReg->addSuperClass(Supers[i], Ranges[i]); 600 if (NewReg->getValue(RV.getNameInit())) 624 NewReg->addValue(*Def->getValue(Field)); 633 NewReg->addValue(*DefRV); 638 NewReg->addValue(RV); [all...] |
/external/llvm/lib/Target/ARM/AsmParser/ |
ARMAsmParser.cpp | [all...] |