HomeSort by relevance Sort by last modified time
    Searched defs:RegIdx (Results 1 - 8 of 8) sorted by null

  /external/llvm/lib/Target/ARM/
ARMCallingConv.h 208 unsigned RegIdx = State.getFirstUnallocated(RegList);
213 while (RegIdx % RegAlign != 0 && RegIdx < RegList.size())
214 State.AllocateReg(RegList[RegIdx++]);
249 unsigned RegIdx = State.getFirstUnallocated(RegList);
251 if (RegIdx >= RegList.size())
254 It.convertToReg(State.AllocateReg(RegList[RegIdx++]));
ARMISelLowering.cpp     [all...]
  /external/llvm/lib/Target/R600/InstPrinter/
AMDGPUInstPrinter.cpp 213 unsigned RegIdx = MRI.getEncodingValue(reg) & ((1 << 8) - 1);
215 O << Type << RegIdx;
219 O << Type << '[' << RegIdx << ':' << (RegIdx + NumRegs - 1) << ']';
  /external/llvm/lib/CodeGen/
SplitKit.cpp 359 VNInfo *SplitEditor::defValue(unsigned RegIdx,
365 LiveInterval *LI = &LIS.getInterval(Edit->get(RegIdx));
372 Values.insert(std::make_pair(std::make_pair(RegIdx, ParentVNI->id),
375 // This was the first time (RegIdx, ParentVNI) was mapped.
395 void SplitEditor::forceRecompute(unsigned RegIdx, const VNInfo *ParentVNI) {
397 ValueForcePair &VFP = Values[std::make_pair(RegIdx, ParentVNI->id)];
410 LiveInterval *LI = &LIS.getInterval(Edit->get(RegIdx));
416 VNInfo *SplitEditor::defFromParent(unsigned RegIdx,
423 LiveInterval *LI = &LIS.getInterval(Edit->get(RegIdx));
426 // so always begin RegIdx 0 early and all others late
    [all...]
  /external/llvm/lib/Target/Mips/
MipsSEISelDAGToDAG.cpp 71 unsigned MipsSEDAGToDAGISel::getMSACtrlReg(const SDValue RegIdx) const {
72 switch (cast<ConstantSDNode>(RegIdx)->getZExtValue()) {
796 SDValue RegIdx = Node->getOperand(2);
798 getMSACtrlReg(RegIdx), MVT::i32);
828 SDValue RegIdx = Node->getOperand(2);
831 getMSACtrlReg(RegIdx), Value);
    [all...]
  /external/llvm/lib/Target/X86/
X86FastISel.cpp     [all...]
  /external/llvm/lib/Target/Mips/AsmParser/
MipsAsmParser.cpp 520 struct RegIdxOp RegIdx;
534 Op->RegIdx.Index = Index;
535 Op->RegIdx.RegInfo = RegInfo;
536 Op->RegIdx.Kind = RegKind;
546 assert(isRegIdx() && (RegIdx.Kind & RegKind_GPR) && "Invalid access!");
547 AsmParser.warnIfAssemblerTemporary(RegIdx.Index, StartLoc);
549 return RegIdx.RegInfo->getRegClass(ClassID).getRegister(RegIdx.Index);
555 assert(isRegIdx() && (RegIdx.Kind & RegKind_GPR) && "Invalid access!");
557 return RegIdx.RegInfo->getRegClass(ClassID).getRegister(RegIdx.Index)
    [all...]
  /external/llvm/lib/Target/ARM/AsmParser/
ARMAsmParser.cpp     [all...]

Completed in 288 milliseconds