HomeSort by relevance Sort by last modified time
    Searched refs:REG_DEF0_USE01 (Results 1 - 3 of 3) sorted by null

  /art/compiler/dex/quick/arm/
assemble_arm.cc 89 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES | USES_CCODES,
108 kFmtUnused, -1, -1, IS_BINARY_OP | REG_DEF0_USE01,
112 kFmtUnused, -1, -1, IS_BINARY_OP | REG_DEF0_USE01,
116 kFmtUnused, -1, -1, IS_BINARY_OP | REG_DEF0_USE01,
133 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES,
143 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES,
156 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES,
214 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES,
269 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES,
279 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES
    [all...]
  /art/compiler/dex/quick/x86/
assemble_x86.cc 230 { kX86Cmov32RRC, kRegRegCond, IS_TERTIARY_OP | REG_DEF0_USE01 | USES_CCODES, { 0, 0, 0x0F, 0x40, 0, 0, 0, 0, false }, "Cmovcc32RR", "!2c !0r,!1r" },
231 { kX86Cmov64RRC, kRegRegCond, IS_TERTIARY_OP | REG_DEF0_USE01 | USES_CCODES, { REX_W, 0, 0x0F, 0x40, 0, 0, 0, 0, false }, "Cmovcc64RR", "!2c !0r,!1r" },
233 { kX86Cmov32RMC, kRegMemCond, IS_QUAD_OP | IS_LOAD | REG_DEF0_USE01 | USES_CCODES, { 0, 0, 0x0F, 0x40, 0, 0, 0, 0, false }, "Cmovcc32RM", "!3c !0r,[!1r+!2d]" },
234 { kX86Cmov64RMC, kRegMemCond, IS_QUAD_OP | IS_LOAD | REG_DEF0_USE01 | USES_CCODES, { REX_W, 0, 0x0F, 0x40, 0, 0, 0, 0, false }, "Cmovcc64RM", "!3c !0r,[!1r+!2d]" },
    [all...]
  /art/compiler/dex/quick/
mir_to_lir.h 112 #define REG_DEF0_USE01 (REG_DEF0 | REG_USE01)
    [all...]

Completed in 55 milliseconds