/external/llvm/test/MC/AArch64/ |
arm64-bitfield-encoding.s | 34 extr w1, w2, w3, #15 35 extr x2, x3, x4, #1 37 ; CHECK: extr w1, w2, w3, #15 ; encoding: [0x41,0x3c,0x83,0x13] 38 ; CHECK: extr x2, x3, x4, #1 ; encoding: [0x62,0x04,0xc4,0x93]
|
basic-a64-diagnostics.s | [all...] |
basic-a64-instructions.s | [all...] |
/external/valgrind/none/tests/arm64/ |
integer.stdout.exp | [all...] |
/external/libunwind/src/ia64/ |
getcontext.S | 112 extr.u rPOS = rPOS, 3, 6 // get NaT bitnr for r0 // I0
|
/prebuilts/gcc/linux-x86/host/x86_64-w64-mingw32-4.8/x86_64-w64-mingw32/include/ |
kxia64.h | 694 #define GET_IRQL(rOldIrql) mov rOldIrql = cr##.##tpr ;; extr##.##u rOldIrql = rOldIrql,TPR_MIC,TPR_MIC_LEN
|
/external/v8/test/cctest/ |
test-disasm-arm64.cc | 560 COMPARE(extr(w0, w1, w2, 0), "extr w0, w1, w2, #0"); 561 COMPARE(extr(x3, x4, x5, 1), "extr x3, x4, x5, #1"); 562 COMPARE(extr(w6, w7, w8, 31), "extr w6, w7, w8, #31"); 563 COMPARE(extr(x9, x10, x11, 63), "extr x9, x10, x11, #63"); 564 COMPARE(extr(w12, w13, w13, 10), "ror w12, w13, #10"); 565 COMPARE(extr(x14, x15, x15, 42), "ror x14, x15, #42") [all...] |
test-assembler-arm64.cc | [all...] |
/external/v8/src/arm64/ |
assembler-arm64.h | [all...] |
macro-assembler-arm64-inl.h | 532 void MacroAssembler::Extr(const Register& rd, 538 extr(rd, rn, rm, lsb); [all...] |
assembler-arm64.cc | 1316 void Assembler::extr(const Register& rd, function in class:v8::internal::Assembler [all...] |
/external/vixl/test/ |
test-disasm-a64.cc | 659 COMPARE(extr(w0, w1, w2, 0), "extr w0, w1, w2, #0"); 660 COMPARE(extr(x3, x4, x5, 1), "extr x3, x4, x5, #1"); 661 COMPARE(extr(w6, w7, w8, 31), "extr w6, w7, w8, #31"); 662 COMPARE(extr(x9, x10, x11, 63), "extr x9, x10, x11, #63"); 663 COMPARE(extr(w12, w13, w13, 10), "ror w12, w13, #10"); 664 COMPARE(extr(x14, x15, x15, 42), "ror x14, x15, #42") [all...] |
test-assembler-a64.cc | [all...] |
/external/vixl/src/vixl/a64/ |
assembler-a64.h | [all...] |
macro-assembler-a64.h | [all...] |
assembler-a64.cc | 1088 void Assembler::extr(const Register& rd, function in class:vixl::Assembler 1095 Emit(SF(rd) | EXTR | N | Rm(rm) | ImmS(lsb, rn.size()) | Rn(rn) | Rd(rd)); [all...] |