/external/valgrind/coregrind/ |
m_stacks.c | 111 Stack *st0, *st1, *st2; local 115 st0 = stacks; 119 if (st0 == NULL || st0 == st) break; 121 st1 = st0; 122 st0 = st0->next; 124 vg_assert(st0 == st); 125 if (st0 != NULL && st1 != NULL && st2 != NULL) { 127 /* st0 points to st, st1 to its predecessor, and st2 to st1' [all...] |
/external/valgrind/none/tests/x86/ |
x87trigOOR.c | 15 typedef struct { Double arg; Double st0; Double st1; UShort fpusw; } Res; member in struct:__anon21048 28 assert(my_offsetof(Res,st0) == 8); 39 "fstpl 8(%0)" "\n\t" // .st0 50 assert(my_offsetof(Res,st0) == 8); 61 "fstpl 8(%0)" "\n\t" // .st0 72 assert(my_offsetof(Res,st0) == 8); 83 "fstpl 8(%0)" "\n\t" // .st0 94 assert(my_offsetof(Res,st0) == 8); 105 "fstpl 8(%0)" "\n\t" // .st0 121 name, r.arg, r.st0, r.st1, (UInt)r.fpusw) [all...] |
gen_insn_test.pl | 59 st0 => 0, st1 => 1, st2 => 2, st3 => 3,
|
/external/libvpx/libvpx/vp9/common/mips/dspr2/ |
vp9_convolve2_avg_horiz_dspr2.c | 130 uint32_t st0, st1; local 166 "lbux %[st0], %[Temp1](%[cm]) \n\t" 173 "addqh_r.w %[Temp2], %[Temp2], %[st0] \n\t" 187 "lbux %[st0], %[Temp1](%[cm]) \n\t" 189 "addqh_r.w %[Temp2], %[Temp2], %[st0] \n\t" 212 "lbux %[st0], %[Temp3](%[cm]) \n\t" 218 "addqh_r.w %[tp1], %[tp1], %[st0] \n\t" 253 [st0] "=&r" (st0), [st1] "=&r" (st1), [all...] |
vp9_convolve2_horiz_dspr2.c | 117 uint32_t st0, st1; local 151 "lbux %[st0], %[Temp1](%[cm]) \n\t" 162 "sb %[st0], 0(%[dst]) \n\t" 171 "lbux %[st0], %[Temp1](%[cm]) \n\t" 181 "sb %[st0], 4(%[dst]) \n\t" 190 "lbux %[st0], %[Temp3](%[cm]) \n\t" 201 "sb %[st0], 6(%[dst]) \n\t" 216 [st0] "=&r" (st0), [st1] "=&r" (st1), [all...] |
vp9_convolve8_avg_horiz_dspr2.c | 159 uint32_t st0, st1; local 205 "lbux %[st0], %[Temp1](%[cm]) \n\t" 216 "addqh_r.w %[Temp2], %[Temp2], %[st0] \n\t" 232 "lbux %[st0], %[Temp1](%[cm]) \n\t" 234 "addqh_r.w %[Temp2], %[Temp2], %[st0] \n\t" 265 "lbux %[st0], %[Temp3](%[cm]) \n\t" 274 "addqh_r.w %[tp1], %[tp1], %[st0] \n\t" 316 [st0] "=&r" (st0), [st1] "=&r" (st1), [all...] |
vp9_convolve8_horiz_dspr2.c | 148 uint32_t st0, st1; local 192 "lbux %[st0], %[Temp1](%[cm]) \n\t" 207 "sb %[st0], 0(%[dst]) \n\t" 221 "lbux %[st0], %[Temp1](%[cm]) \n\t" 231 "sb %[st0], 4(%[dst]) \n\t" 245 "lbux %[st0], %[Temp3](%[cm]) \n\t" 263 "sb %[st0], 6(%[dst]) \n\t" 282 [st0] "=&r" (st0), [st1] "=&r" (st1), [all...] |
/hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp9/common/mips/dspr2/ |
vp9_convolve2_avg_horiz_dspr2.c | 130 uint32_t st0, st1; local 166 "lbux %[st0], %[Temp1](%[cm]) \n\t" 173 "addqh_r.w %[Temp2], %[Temp2], %[st0] \n\t" 187 "lbux %[st0], %[Temp1](%[cm]) \n\t" 189 "addqh_r.w %[Temp2], %[Temp2], %[st0] \n\t" 212 "lbux %[st0], %[Temp3](%[cm]) \n\t" 218 "addqh_r.w %[tp1], %[tp1], %[st0] \n\t" 253 [st0] "=&r" (st0), [st1] "=&r" (st1), [all...] |
vp9_convolve2_horiz_dspr2.c | 117 uint32_t st0, st1; local 151 "lbux %[st0], %[Temp1](%[cm]) \n\t" 162 "sb %[st0], 0(%[dst]) \n\t" 171 "lbux %[st0], %[Temp1](%[cm]) \n\t" 181 "sb %[st0], 4(%[dst]) \n\t" 190 "lbux %[st0], %[Temp3](%[cm]) \n\t" 201 "sb %[st0], 6(%[dst]) \n\t" 216 [st0] "=&r" (st0), [st1] "=&r" (st1), [all...] |
vp9_convolve8_avg_horiz_dspr2.c | 159 uint32_t st0, st1; local 205 "lbux %[st0], %[Temp1](%[cm]) \n\t" 216 "addqh_r.w %[Temp2], %[Temp2], %[st0] \n\t" 232 "lbux %[st0], %[Temp1](%[cm]) \n\t" 234 "addqh_r.w %[Temp2], %[Temp2], %[st0] \n\t" 265 "lbux %[st0], %[Temp3](%[cm]) \n\t" 274 "addqh_r.w %[tp1], %[tp1], %[st0] \n\t" 316 [st0] "=&r" (st0), [st1] "=&r" (st1), [all...] |
vp9_convolve8_horiz_dspr2.c | 148 uint32_t st0, st1; local 192 "lbux %[st0], %[Temp1](%[cm]) \n\t" 207 "sb %[st0], 0(%[dst]) \n\t" 221 "lbux %[st0], %[Temp1](%[cm]) \n\t" 231 "sb %[st0], 4(%[dst]) \n\t" 245 "lbux %[st0], %[Temp3](%[cm]) \n\t" 263 "sb %[st0], 6(%[dst]) \n\t" 282 [st0] "=&r" (st0), [st1] "=&r" (st1), [all...] |
/external/valgrind/none/tests/amd64/ |
gen_insn_test.pl | 64 st0 => 0, st1 => 1, st2 => 2, st3 => 3,
|
/external/elfutils/src/tests/ |
run-addrcfi.sh | 43 x87 reg11 (%st0): undefined 90 x87 reg11 (%st0): undefined 164 x87 reg33 (%st0): undefined 230 x87 reg33 (%st0): undefined [all...] |
run-allregs.sh | 72 11: %st0 (st0), float 80 bits 144 33: %st0 (st0), float 80 bits [all...] |
/external/mesa3d/src/mesa/x86/ |
assyntax.h | 210 #define ST0 %st(0) 212 #define ST0 %st [all...] |
/external/bison/ |
configure | [all...] |