/external/llvm/test/MC/AArch64/ |
arm64-basic-a64-instructions.s | 3 crc32b w5, w7, w20 7 crc32cb w9, w5, w4 9 crc32cw wzr, w3, w5 11 // CHECK: crc32b w5, w7, w20 // encoding: [0xe5,0x40,0xd4,0x1a] 15 // CHECK: crc32cb w9, w5, w4 // encoding: [0xa9,0x50,0xc4,0x1a] 17 // CHECK: crc32cw wzr, w3, w5 // encoding: [0x7f,0x58,0xc5,0x1a]
|
arm64-diagno-predicate.s | 20 crc32b w5, w7, w20 22 // CHECK-ERROR-NEXT: crc32b w5, w7, w20
|
arm64-large-relocs.s | 15 movk w5, #:abs_g1_nc:sym 18 // CHECK: movk w5, #:abs_g1_nc:sym // encoding: [0bAAA00101,A,0b101AAAAA,0x72]
|
dot-req-case-insensitive.s | 9 OBJECT .req w5 18 // CHECK: mov w4, w5
|
basic-a64-instructions.s | 18 add x2, x4, w5, uxtb 26 // CHECK: add x2, x4, w5, uxtb // encoding: [0x82,0x00,0x25,0x8b] 36 add w2, w5, w7, uxtb 40 add w2, w5, w1, sxtb 43 add w2, w3, w5, sxtx 44 // CHECK: add w2, w5, w7, uxtb // encoding: [0xa2,0x00,0x27,0x0b] 48 // CHECK: add w2, w5, w1, sxtb // encoding: [0xa2,0x80,0x21,0x0b] 51 // CHECK: add w2, w3, w5, sxtx // encoding: [0x62,0xe0,0x25,0x0b] 54 add x2, x3, w5, sxtb #0 58 // CHECK: add x2, x3, w5, sxtb // encoding: [0x62,0x80,0x25,0x8b [all...] |
arm64-memory.s | 8 ldr w5, [x4, #20] 17 ldrb w5, [x4, #20] 43 ; CHECK: ldr w5, [x4, #20] ; encoding: [0x85,0x14,0x40,0xb9] 52 ; CHECK: ldrb w5, [x4, #20] ; encoding: [0x85,0x50,0x40,0x39] 83 str w5, [x4, #20] 90 strb w5, [x4, #20] 95 ; CHECK: str w5, [x4, #20] ; encoding: [0x85,0x14,0x00,0xb9] 102 ; CHECK: strb w5, [x4, #20] ; encoding: [0x85,0x50,0x00,0x39] 143 stur w5, [x4, #20] 150 sturb w5, [x4, #20 [all...] |
/system/core/libpixelflinger/arch-arm64/ |
col32cb16blend.S | 51 lsr w5, w1, #24 // shift down alpha 53 add w5, w5, w5, lsr #7 // add in top bit 55 sub w5, w4, w5 // invert alpha 71 madd w6, w6, w5, w10 // dest red * alpha + src red 72 madd w7, w7, w5, w12 // dest green * alpha + src green 73 madd w8, w8, w5, w4 // dest blue * alpha + src blue
|
t32cb16blend.S | 148 // w5: s1 178 ldp w4,w5, [x1], #8 181 orr w3, w4, w5 188 pixel w3, w5, w12, 1 193 csel w4, w5, w4, lt 195 ldp w4,w5, [x1], #8 197 orr w3, w4, w5 201 pixel w3, w5, w12, 1 206 mov w4, w5
|
/external/libhevc/decoder/arm64/ |
ihevcd_fmt_conv_420sp_to_420p.s | 95 LDR w5, [sp,#88] ////Load u2_dest_stridey 96 sxtw x5,w5 102 LDR w5, [sp,#112] ////Load disable_luma_copy flag 103 sxtw x5,w5 143 LDR w5, [sp,#96] ////Load u2_dest_strideuv 144 sxtw x5,w5
|
ihevcd_fmt_conv_420sp_to_420sp.s | 97 LDR w5, [sp,#80] ////Load u2_dest_stridey 98 sxtw x5,w5 153 LDR w5, [sp,#88] ////Load u2_dest_stridechroma 154 sxtw x5,w5
|
/external/vixl/examples/ |
add2-vectors.cc | 72 __ Ldrb(w5, MemOperand(x0)); 74 __ Add(w5, w5, w6); 75 __ Strb(w5, MemOperand(x0, 1, PostIndex));
|
/external/tcpdump/ |
print-tipc.c | 135 u_int32_t w5; member in struct:internal_tipc_pkthdr 147 #define TIPC_SESS_NO(w5) (((w5) >> 16) & 0xFFFF) 157 u_int32_t w5; member in struct:link_conf_tipc_pkthdr 162 #define TIPC_MEDIA_ID(w5) (((w5) >> 0) & 0xFF) 232 u_int32_t w0, w1, w2, w4, w5, w9; local 279 w5 = EXTRACT_32BITS(&ap->w5); 280 sess_no = TIPC_SESS_NO(w5); 300 u_int32_t w0, w1, w5; local [all...] |
/external/llvm/test/MC/Mips/msa/ |
test_3r.s | 12 # CHECK: adds_s.h $w5, $w23, $w26 # encoding: [0x79,0x3a,0xb9,0x50] 31 # CHECK: ave_s.b $w2, $w5, $w1 # encoding: [0x7a,0x01,0x28,0x90] 33 # CHECK: ave_s.w $w17, $w31, $w5 # encoding: [0x7a,0x45,0xfc,0x50] 51 # CHECK: binsl.b $w5, $w16, $w24 # encoding: [0x7b,0x18,0x81,0x4d] 52 # CHECK: binsl.h $w30, $w5, $w10 # encoding: [0x7b,0x2a,0x2f,0x8d] 63 # CHECK: bset.b $w31, $w5, $w31 # encoding: [0x7a,0x1f,0x2f,0xcd] 66 # CHECK: bset.d $w5, $w22, $w5 # encoding: [0x7a,0x65,0xb1,0x4d] 69 # CHECK: ceq.w $w9, $w5, $w14 # encoding: [0x78,0x4e,0x2a,0x4f] 70 # CHECK: ceq.d $w5, $w17, $w0 # encoding: [0x78,0x60,0x89,0x4f [all...] |
test_2rf.s | 8 # CHECK: fexupr.d $w5, $w2 # encoding: [0x7b,0x33,0x11,0x5e] 27 # CHECK: ftint_s.w $w30, $w5 # encoding: [0x7b,0x38,0x2f,0x9e] 28 # CHECK: ftint_s.d $w5, $w23 # encoding: [0x7b,0x39,0xb9,0x5e] 34 # CHECK: ftrunc_u.d $w5, $w27 # encoding: [0x7b,0x25,0xd9,0x5e] 41 fexupr.d $w5, $w2 60 ftint_s.w $w30, $w5 61 ftint_s.d $w5, $w23 67 ftrunc_u.d $w5, $w27
|
test_elm.s | 5 # CHECK: copy_s.w $22, $w5[1] # encoding: [0x78,0xb1,0x2d,0x99] 21 copy_s.w $22, $w5[1]
|
test_3rf.s | 19 # CHECK: fcule.w $w17, $w5, $w3 # encoding: [0x79,0xc3,0x2c,0x5a] 47 # CHECK: fsaf.w $w25, $w5, $w10 # encoding: [0x7a,0x0a,0x2e,0x5a] 53 # CHECK: fslt.w $w12, $w5, $w6 # encoding: [0x7b,0x06,0x2b,0x1a] 72 # CHECK: ftq.w $w5, $w5, $w25 # encoding: [0x7a,0xb9,0x29,0x5b] 102 fcule.w $w17, $w5, $w3 130 fsaf.w $w25, $w5, $w10 136 fslt.w $w12, $w5, $w6 155 ftq.w $w5, $w5, $w2 [all...] |
test_mi10.s | 9 # CHECK: ld.h $w5, 0($6) # encoding: [0x78,0x00,0x31,0x61] 36 ld.h $w5, 0($6)
|
/external/openssh/ |
blocks.c | 57 M(w4 ,w2 ,w13,w5 ) \ 58 M(w5 ,w3 ,w14,w6 ) \ 60 M(w7 ,w5 ,w0 ,w8 ) \ 65 M(w12,w10,w5 ,w13) \ 111 uint64 w5 = load_bigendian(in + 40); local 128 F(w5 ,0x59f111f1b605d019ULL) 147 F(w5 ,0x4a7484aa6ea6e483ULL) 166 F(w5 ,0x766a0abb3c77b2a8ULL) 185 F(w5 ,0x4ed8aa4ae3418acbULL) 204 F(w5 ,0x0a637dc5a2c898a6ULL [all...] |
/external/boringssl/linux-aarch64/crypto/sha/ |
sha1-armv8.S | 64 add w22,w22,w5 // future e+=X[i] 217 eor w3,w3,w5 243 eor w5,w5,w7 247 eor w5,w5,w13 251 eor w5,w5,w19 255 ror w5,w5,#3 [all...] |
sha256-armv8.S | 65 ldp w5,w6,[x1],#2*4 88 rev w5,w5 // 2 96 add w25,w25,w5 // h+=X[i] 450 ror w10,w5,#7 457 eor w10,w10,w5,ror#18 465 eor w10,w10,w5,lsr#3 // sigma0(X[i+1]) 501 add w5,w5,w14 505 add w5,w5,w1 [all...] |
/external/clang/test/Headers/ |
stddefneeds.cpp | 51 wint_t w5; variable
|
/external/valgrind/none/tests/arm64/ |
integer.stdout.exp | 3 add w3, w4, w5 :: rd 0000000000004abe rm 0000000000003039, rn 0000000000001a85, cin 0, nzcv 00000000 22 adc w3, w4, w5 :: rd 0000000000004abe rm 0000000000003039, rn 0000000000001a85, cin 0, nzcv 00000000 23 adc w3, w4, w5 :: rd 0000000000004abf rm 0000000000003039, rn 0000000000001a85, cin 1, nzcv 20000000 C 24 adc w3, w4, w5 :: rd 00000000ffffffff rm 0000000000000000, rn 00000000ffffffff, cin 0, nzcv 00000000 25 adc w3, w4, w5 :: rd 0000000000000000 rm 0000000000000000, rn 00000000ffffffff, cin 1, nzcv 20000000 C 26 adc w3, w4, w5 :: rd 000000005859704f rm 0000000031415927, rn 0000000027181728, cin 0, nzcv 00000000 27 adc w3, w4, w5 :: rd 0000000058597050 rm 0000000031415927, rn 0000000027181728, cin 1, nzcv 20000000 C 28 adc w3, w4, w5 :: rd 0000000000000000 rm 0000000000000000, rn 0000000000000000, cin 0, nzcv 00000000 29 adc w3, w4, w5 :: rd 0000000000000001 rm 0000000000000000, rn 0000000000000000, cin 1, nzcv 20000000 C 30 adc w3, w4, w5 :: rd 0000000000000001 rm 0000000000000001, rn 0000000000000000, cin 0, nzcv 00000000 [all...] |
/external/libhevc/common/arm64/ |
ihevc_sao_edge_offset_class2.s | 203 LDRB w5,[x5,#2] //pu1_avail[2] 291 LDRB w5,[x8,#16] //I pu1_src_cpy[src_strd + 16] 292 mov v18.b[0], w5 //I pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0) 303 LDRB w5,[x2] //I load the value 357 LDRB w5,[x8,#16] //II pu1_src_cpy[src_strd + 16] 362 mov v28.b[0], w5 //II pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0) 369 LDRB w5,[x5] //II load the value 389 LDRB w5,[x5] //III load the value 471 LDRB w5,[x8,#16] //pu1_src_cpy[src_strd + 16] 474 mov v18.b[0], w5 //pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0 [all...] |
ihevc_sao_edge_offset_class2_chroma.s | 305 LDRB w5,[x5,#2] //pu1_avail[2] 400 LDRH w5,[x8] //I pu1_src_cpy[src_strd + 16] 403 mov v18.h[0], w5 //I pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0) 418 LDRB w5,[x13] //I load the value 422 LDRB w5,[x13] //I load the value 499 LDRH w5,[x8] //II pu1_src_cpy[src_strd + 16] 502 mov v28.h[0], w5 //II pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd + 16], pu1_next_row_tmp, 0) 529 LDRB w5,[x13] //II load the value 556 LDRB w5,[x13] //III load the value [all...] |
ihevc_sao_edge_offset_class3_chroma.s | 293 LDRB w5,[x5,#2] //pu1_avail[2] 391 LDRH w5,[x8,#2] //I 392 mov v18.h[7], w5 //I vsetq_lane_u8 489 LDRB w5,[x0,#17] //II load the value pu1_src_cpy[17 - src_strd] 525 LDRB w5,[x5,#3] //III pu1_avail[3] 531 LDRH w5,[x11,#2] //III 536 mov v18.h[7], w5 //III vsetq_lane_u8 [all...] |