| /external/proguard/src/proguard/optimize/peephole/ |
| ReachableCodeMarker.java | 26 import proguard.classfile.instruction.*;
27 import proguard.classfile.instruction.visitor.InstructionVisitor;
33 * This AttributeVisitor finds all instruction offsets, branch targets, and
51 * Returns whether the instruction at the given offset is reachable in
199 * Marks the branch targets of the given jump offsets for the instruction
233 // Continue with the current instruction as long as we haven't marked it
237 // Get the current instruction.
238 Instruction instruction = InstructionFactory.create(code, offset); local
244 // instruction in a moment
[all...] |
| /external/smali/dexlib2/src/main/java/org/jf/dexlib2/dexbacked/ |
| DexBackedMethodImplementation.java | 35 import org.jf.dexlib2.dexbacked.instruction.DexBackedInstruction;
42 import org.jf.dexlib2.iface.instruction.Instruction;
66 @Nonnull @Override public Iterable<? extends Instruction> getInstructions() {
67 // instructionsSize is the number of 16-bit code units in the instruction list, not the number of instructions
72 return new Iterable<Instruction>() {
74 public Iterator<Instruction> iterator() {
75 return new VariableSizeLookaheadIterator<Instruction>(dexFile, instructionsStartOffset) {
77 protected Instruction readNextItem(@Nonnull DexReader reader) {
82 Instruction instruction = DexBackedInstruction.readFrom(reader) field in class:DexBackedMethodImplementation
[all...] |
| /external/llvm/test/MC/ARM/ |
| basic-thumb2-instructions-v8.s | 11 @ CHECK-V7: error: instruction requires: armv8
12 @ CHECK-V7: error: instruction requires: armv8
20 @ CHECK-V7: error: instruction requires: armv8
25 @ CHECK-V7: error: instruction requires: armv8
34 @ CHECK-V7: error: instruction requires: armv8
35 @ CHECK-V7: error: instruction requires: armv8
36 @ CHECK-V7: error: instruction requires: armv8
50 @ CHECK-V7: error: invalid operand for instruction
51 @ CHECK-V7: error: invalid operand for instruction
52 @ CHECK-V7: error: invalid operand for instruction
[all...] |
| basic-arm-instructions-v8.1a.s | 18 //CHECK-ERROR: error: invalid operand for instruction
21 //CHECK-ERROR: error: invalid operand for instruction
24 //CHECK-ERROR: error: invalid operand for instruction
27 //CHECK-ERROR: error: invalid operand for instruction
30 //CHECK-V8: error: invalid operand for instruction
33 //CHECK-V8: error: invalid operand for instruction
36 //CHECK-V8: error: invalid operand for instruction
39 //CHECK-V8: error: invalid operand for instruction
46 //CHECK-V8: error: instruction requires: armv8.1a
53 //CHECK-V8: error: instruction requires: armv8.1
[all...] |
| /external/proguard/src/proguard/classfile/instruction/ |
| InstructionFactory.java | 21 package proguard.classfile.instruction;
24 * This class provides methods to create and reuse Instruction objects.
31 * Creates a new Instruction from the data in the byte array, starting
34 public static Instruction create(byte[] code, int offset)
36 Instruction instruction; local
168 instruction = new SimpleInstruction();
192 instruction = new ConstantInstruction();
251 instruction = new VariableInstruction(wide);
277 instruction = new BranchInstruction()
[all...] |
| /external/llvm/lib/Transforms/Scalar/ |
| BDCE.cpp | 60 void determineLiveOperandBits(const Instruction *UserI,
61 const Instruction *I, unsigned OperandNo,
79 static bool isAlwaysLive(Instruction *I) {
84 void BDCE::determineLiveOperandBits(const Instruction *UserI,
85 const Instruction *I, unsigned OperandNo,
115 case Instruction::Call:
116 case Instruction::Invoke:
147 case Instruction::Add:
148 case Instruction::Sub:
154 case Instruction::Shl
[all...] |
| ConstantHoisting.cpp | 15 // cost. If the constant can be folded into the instruction (the cost is
21 // into the instruction and it might be beneficial to hoist the constant.
66 Instruction *Inst;
69 ConstantUser(Instruction *Inst, unsigned Idx) : Inst(Inst), OpndIdx(Idx) { }
82 void addUser(Instruction *Inst, unsigned Idx, unsigned Cost) {
117 SmallDenseMap<Instruction *, Instruction *> ClonedCastMap;
157 Instruction *findMatInsertPt(Instruction *Inst, unsigned Idx = ~0U) const;
158 Instruction *findConstantInsertionPoint(const ConstantInfo &ConstInfo) const
[all...] |
| Reassociate.cpp | 64 static void PrintOps(Instruction *I, const SmallVectorImpl<ValueEntry> &Ops) {
66 dbgs() << Instruction::getOpcodeName(I->getOpcode()) << " "
163 SetVector<AssertingVH<Instruction> > RedoInsts;
179 void canonicalizeOperands(Instruction *I);
184 Value *OptimizeAdd(Instruction *I, SmallVectorImpl<ValueEntry> &Ops);
185 Value *OptimizeXor(Instruction *I, SmallVectorImpl<ValueEntry> &Ops);
186 bool CombineXorOpnd(Instruction *I, XorOpnd *Opnd1, APInt &ConstOpnd,
188 bool CombineXorOpnd(Instruction *I, XorOpnd *Opnd1, XorOpnd *Opnd2,
196 void EraseInst(Instruction *I);
197 void OptimizeInst(Instruction *I)
[all...] |
| /external/v8/src/arm64/ |
| instructions-arm64.h | 86 // instruction (such as with fcvta). It cannot be set in FPCR.
97 class Instruction {
124 V8_INLINE Instruction* following(int count = 1) {
128 V8_INLINE Instruction* preceding(int count = 1) {
219 // does not check that the instruction actually has an Rd field.
248 // does not check that the instruction actually has an Rn field.
291 // The range of the branch instruction, expressed as 'instr +- range'.
329 // A marking nop is an instruction
338 // Find the PC offset encoded in this instruction. 'this' may be a branch or
339 // a PC-relative addressing instruction
[all...] |
| /art/compiler/optimizing/ |
| code_generator_arm.cc | 61 explicit NullCheckSlowPathARM(HNullCheck* instruction) : instruction_(instruction) {}
77 explicit DivZeroCheckSlowPathARM(HDivZeroCheck* instruction) : instruction_(instruction) {}
93 SuspendCheckSlowPathARM(HSuspendCheck* instruction, HBasicBlock* successor)
94 : instruction_(instruction), successor_(successor) {}
132 BoundsCheckSlowPathARM(HBoundsCheck* instruction,
135 : instruction_(instruction),
202 // The instruction where this slow path is happening.
217 explicit LoadStringSlowPathARM(HLoadString* instruction) : instruction_(instruction) {
3395 instruction, local
3894 QUICK_ENTRY_POINT(pDeliverException), instruction, instruction->GetDexPc(), nullptr); local
[all...] |
| code_generator_x86_64.h | 143 void HandleFieldSet(HInstruction* instruction, const FieldInfo& field_info);
144 void HandleFieldGet(HInstruction* instruction);
169 void GenerateSuspendCheck(HSuspendCheck* instruction, HBasicBlock* successor);
173 void DivRemOneOrMinusOne(HBinaryOperation* instruction);
174 void DivByPowerOfTwo(HDiv* instruction);
175 void GenerateDivRemWithAnyConstant(HBinaryOperation* instruction);
176 void GenerateDivRemIntegral(HBinaryOperation* instruction);
179 void HandleFieldSet(HInstruction* instruction, const FieldInfo& field_info);
180 void HandleFieldGet(HInstruction* instruction, const FieldInfo& field_info);
181 void GenerateImplicitNullCheck(HNullCheck* instruction);
[all...] |
| /art/runtime/verifier/ |
| instruction_flags.h | 114 // The instruction has been visited and unless IsChanged() verified.
116 // Register type information flowing into the instruction changed and so the instruction must be
121 // Instruction is contained within a try region.
123 // Instruction is the target of a branch (ie the start of a basic block).
127 // A return instruction.
|
| /external/llvm/lib/Analysis/ |
| CaptureTracking.cpp | 55 /// Only find pointer captures which happen before the given instruction. Uses
56 /// the dominator tree to determine whether one instruction is before another.
58 /// as the given instruction and the use.
60 CapturesBefore(bool ReturnCaptures, const Instruction *I, DominatorTree *DT,
68 Instruction *I = cast<Instruction>(U->getUser());
90 Instruction *I = cast<Instruction>(U->getUser());
105 const Instruction *BeforeHere;
141 /// instruction are considered. This routine can be expensive, so conside
[all...] |
| CostModel.cpp | 12 // to approximate the cost of any IR instruction when lowered to machine
50 /// Returns the expected cost of the instruction.
54 unsigned getInstructionCost(const Instruction *I) const;
185 // On level 0 we can omit one shufflevector instruction.
381 unsigned CostModelAnalysis::getInstructionCost(const Instruction *I) const {
386 case Instruction::GetElementPtr:{
391 case Instruction::Ret:
392 case Instruction::PHI:
393 case Instruction::Br: {
396 case Instruction::Add
[all...] |
| /external/llvm/test/MC/AArch64/ |
| noneon-diagnostics.s | 7 // CHECK-ERROR: error: instruction requires: neon
10 // CHECK-ERROR-NEXT: error: instruction requires: neon
13 // CHECK-ERROR-NEXT: error: instruction requires: neon
21 // CHECK-ERROR: error: instruction requires: neon
24 // CHECK-ERROR-NEXT: error: instruction requires: neon
27 // CHECK-ERROR-NEXT: error: instruction requires: neon
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| armv8.1a-rdma.txt | 11 # CHECK: warning: invalid instruction encoding
13 # CHECK: warning: invalid instruction encoding
15 # CHECK: warning: invalid instruction encoding
17 # CHECK: warning: invalid instruction encoding
19 # CHECK: warning: invalid instruction encoding
21 # CHECK: warning: invalid instruction encoding
23 # CHECK: warning: invalid instruction encoding
25 # CHECK: warning: invalid instruction encoding
32 # CHECK: warning: invalid instruction encoding
34 # CHECK: warning: invalid instruction encodin
[all...] |
| /external/llvm/tools/llvm-diff/ |
| DiffLog.cpp | 33 void DiffLogBuilder::addMatch(Instruction *L, Instruction *R) {
36 void DiffLogBuilder::addLeft(Instruction *L) {
40 void DiffLogBuilder::addRight(Instruction *R) {
51 Instruction *DiffLogBuilder::getLeft(unsigned I) const { return Diff[I].first; }
52 Instruction *DiffLogBuilder::getRight(unsigned I) const { return Diff[I].second; }
|
| /external/mockito/cglib-and-asm/src/org/mockito/asm/tree/ |
| IntInsnNode.java | 37 * A node that represents an instruction with a single int operand.
44 * The operand of this instruction.
51 * @param opcode the opcode of the instruction to be constructed. This
53 * @param operand the operand of the instruction to be constructed.
61 * Sets the opcode of this instruction.
63 * @param opcode the new instruction opcode. This opcode must be BIPUSH,
|
| /external/proguard/src/proguard/optimize/info/ |
| DynamicInvocationMarker.java | 27 import proguard.classfile.instruction.*;
28 import proguard.classfile.instruction.visitor.InstructionVisitor;
34 * visits contain the invokedynamic instruction.
47 public void visitAnyInstruction(Clazz clazz, Method method, CodeAttribute codeAttribute, int offset, Instruction instruction) {}
72 * Returns whether the given method calls the invokedynamic instruction.
|
| /external/smali/baksmali/src/main/java/org/jf/baksmali/Adaptors/Format/ |
| ArrayDataMethodItem.java | 33 import org.jf.dexlib2.iface.instruction.formats.ArrayPayload;
40 public ArrayDataMethodItem(MethodDefinition methodDef, int codeAddress, ArrayPayload instruction) {
41 super(methodDef, codeAddress, instruction);
45 int elementWidth = instruction.getElementWidth();
48 writer.printSignedIntAsDec(instruction.getElementWidth());
53 List<Number> elements = instruction.getArrayElements();
|
| /external/smali/baksmali/src/test/smali/deodex_test1/ |
| main.smali | 19 #this is the unresolvable instruction. v0 is always null,
29 #the above un-deodexeable instruction, which prevents the
34 #another odexed instruction that uses the result of the
35 #first unresolveable odex instruction. This should
60 #case that the first instruction of the method can throw an exception and is in a try black
67 #instruction in the exception handler can also throw an exception, and is covered by a try block
|
| /external/smali/dexlib2/src/main/java/org/jf/dexlib2/immutable/instruction/ |
| ImmutableUnknownInstruction.java | 32 package org.jf.dexlib2.immutable.instruction;
36 import org.jf.dexlib2.iface.instruction.formats.UnknownInstruction;
48 public static ImmutableUnknownInstruction of(UnknownInstruction instruction) {
49 if (instruction instanceof ImmutableUnknownInstruction) {
50 return (ImmutableUnknownInstruction)instruction;
52 return new ImmutableUnknownInstruction(instruction.getOriginalOpcode());
|
| /external/mesa3d/src/gallium/drivers/nv50/codegen/ |
| nv50_ir.h | 138 // various instruction-specific modifier definitions Instruction::subOp
302 class Instruction;
316 uint8_t size; // this should match the Instruction type's size
403 inline Instruction *getInsn() const { return insn; }
404 inline void setInsn(Instruction *inst) { insn = inst; }
424 Instruction *insn;
442 inline Instruction *getInsn() const { return insn; }
443 inline void setInsn(Instruction *inst) { insn = inst; }
454 Instruction *insn
[all...] |
| /external/google-breakpad/src/processor/ |
| stackwalker_sparc.cc | 64 // The instruction pointer is stored directly in a register, so pull it
69 frame->instruction = frame->context.pc;
102 uint32_t instruction; local
104 &instruction) || instruction <= 1) {
120 // frame->context.pc is the return address, which is 2 instruction
122 // a CALL instruction then a NOP instruction.
123 // frame_ppc->instruction to 8 less than that. Since all sparc
125 // instruction. This allows source line information to match up with th
[all...] |
| /external/lldb/source/Plugins/UnwindAssembly/InstEmulation/ |
| UnwindAssemblyInstEmulation.h | 71 ReadMemory (lldb_private::EmulateInstruction *instruction,
79 WriteMemory (lldb_private::EmulateInstruction *instruction,
87 ReadRegister (lldb_private::EmulateInstruction *instruction,
93 WriteRegister (lldb_private::EmulateInstruction *instruction,
101 // ReadMemory (lldb_private::EmulateInstruction *instruction,
108 WriteMemory (lldb_private::EmulateInstruction *instruction,
115 ReadRegister (lldb_private::EmulateInstruction *instruction,
120 WriteRegister (lldb_private::EmulateInstruction *instruction,
173 // While processing the instruction stream, we need to communicate some state change
177 // The instruction we're processing updated the UnwindPlan::Row content
[all...] |
