HomeSort by relevance Sort by last modified time
    Searched full:lwr (Results 26 - 50 of 121) sorted by null

12 3 4 5

  /prebuilts/ndk/9/platforms/android-14/arch-mips/usr/include/machine/
asm.h 69 #define LWHI lwr
78 #define LWLO lwr
  /prebuilts/ndk/9/platforms/android-15/arch-mips/usr/include/machine/
asm.h 69 #define LWHI lwr
78 #define LWLO lwr
  /prebuilts/ndk/9/platforms/android-16/arch-mips/usr/include/machine/
asm.h 69 #define LWHI lwr
78 #define LWLO lwr
  /prebuilts/ndk/9/platforms/android-17/arch-mips/usr/include/machine/
asm.h 69 #define LWHI lwr
78 #define LWLO lwr
  /prebuilts/ndk/9/platforms/android-18/arch-mips/usr/include/machine/
asm.h 69 #define LWHI lwr
78 #define LWLO lwr
  /prebuilts/ndk/9/platforms/android-19/arch-mips/usr/include/machine/
asm.h 69 #define LWHI lwr
78 #define LWLO lwr
  /prebuilts/ndk/9/platforms/android-21/arch-mips/usr/include/machine/
asm.h 66 #define LWHI lwr
75 #define LWLO lwr
  /prebuilts/ndk/9/platforms/android-21/arch-mips64/usr/include/machine/
asm.h 66 #define LWHI lwr
75 #define LWLO lwr
  /prebuilts/ndk/9/platforms/android-9/arch-mips/usr/include/machine/
asm.h 69 #define LWHI lwr
78 #define LWLO lwr
  /external/llvm/test/CodeGen/Mips/
unalignedload.ll 44 ; MIPS32-EL-DAG: lwr $[[R1]], 0($[[R2]])
54 ; MIPS32-EB-DAG: lwr $[[R1]], 3($[[R2]])
  /external/valgrind/none/tests/mips32/
MIPS32int.stdout.exp-mips32-BE 286 LWR
287 lwr $t0, 0($t1) :: rt 0x00000012
288 lwr $t0, 4($t1) :: rt 0x00000000
289 lwr $t0, 8($t1) :: rt 0x00000000
290 lwr $t0, 12($t1) :: rt 0x000000ff
291 lwr $t0, 16($t1) :: rt 0x00000023
292 lwr $t0, 20($t1) :: rt 0x00000024
293 lwr $t0, 24($t1) :: rt 0x00000025
294 lwr $t0, 28($t1) :: rt 0x00000026
295 lwr $t0, 32($t1) :: rt 0x0000003
    [all...]
MIPS32int.stdout.exp-mips32-LE 286 LWR
287 lwr $t0, 0($t1) :: rt 0x121f1e1f
288 lwr $t0, 4($t1) :: rt 0x00000000
289 lwr $t0, 8($t1) :: rt 0x00000003
290 lwr $t0, 12($t1) :: rt 0xffffffff
291 lwr $t0, 16($t1) :: rt 0x232f2e2f
292 lwr $t0, 20($t1) :: rt 0x242c2b2b
293 lwr $t0, 24($t1) :: rt 0x252a2e2b
294 lwr $t0, 28($t1) :: rt 0x262d2d2a
295 lwr $t0, 32($t1) :: rt 0x3f343f3
    [all...]
MIPS32int.c     [all...]
MIPS32int.stdout.exp-mips32r2-BE     [all...]
MIPS32int.stdout.exp-mips32r2-LE     [all...]
  /external/llvm/test/MC/Mips/
nacl-mask.s 53 lwr $4, 0($10)
94 # CHECK-NEXT: lwr $4, 0($10)
  /external/v8/test/cctest/
test-assembler-mips.cc 823 // Test LWL, LWR, SWL and SWR instructions.
869 // Test all combinations of LWR and vAddr.
871 __ lwr(t0, MemOperand(a0, OFFSET_OF(T, mem_init)) );
875 __ lwr(t1, MemOperand(a0, OFFSET_OF(T, mem_init) + 1) );
879 __ lwr(t2, MemOperand(a0, OFFSET_OF(T, mem_init) + 2) );
883 __ lwr(t3, MemOperand(a0, OFFSET_OF(T, mem_init) + 3) );
    [all...]
test-assembler-mips64.cc 857 // Test LWL, LWR, SWL and SWR instructions.
903 // Test all combinations of LWR and vAddr.
905 __ lwr(a4, MemOperand(a0, OFFSET_OF(T, mem_init)));
909 __ lwr(a5, MemOperand(a0, OFFSET_OF(T, mem_init) + 1));
913 __ lwr(a6, MemOperand(a0, OFFSET_OF(T, mem_init) + 2));
917 __ lwr(a7, MemOperand(a0, OFFSET_OF(T, mem_init) + 3));
    [all...]
  /external/aac/libAACenc/src/
intensity.h 86 Initial author: A. Horndasch (code originally from lwr and rtb) / Josef H?pfl (FDK)
  /external/llvm/lib/Target/Mips/MCTargetDesc/
MipsNaClELFStreamer.cpp 222 case Mips::LWR:
  /external/v8/src/mips/
constants-mips.cc 317 case LWR:
  /external/v8/src/mips64/
constants-mips64.cc 337 case LWR:
  /external/llvm/test/MC/Mips/mips1/
valid.s 60 lwr $zero,-19147($gp)
  /external/llvm/test/MC/Disassembler/Mips/
micromips.txt 178 # CHECK: lwr $4, 16($5)
micromips_le.txt 178 # CHECK: lwr $4, 16($5)

Completed in 898 milliseconds

12 3 4 5