HomeSort by relevance Sort by last modified time
    Searched full:tail (Results 951 - 975 of 3492) sorted by null

<<31323334353637383940>>

  /external/llvm/test/Transforms/InstCombine/
err-rep-cold.ll 22 %call = tail call i32 (%struct._IO_FILE*, i8*, ...) @fprintf(%struct._IO_FILE* %0, i8* getelementptr inbounds ([13 x i8], [13 x i8]* @.str, i64 0, i64 0), i32 %a) #1
25 ; CHECK: %call = tail call i32 (%struct._IO_FILE*, i8*, ...) @fprintf(%struct._IO_FILE* %0, i8* getelementptr inbounds ([13 x i8], [13 x i8]* @.str, i64 0, i64 0), i32 %a) #[[AT1:[0-9]+]]
42 %1 = tail call i64 @fwrite(i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str1, i64 0, i64 0), i64 8, i64 1, %struct._IO_FILE* %0)
45 ; CHECK: tail call i64 @fwrite(i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str1, i64 0, i64 0), i64 8, i64 1, %struct._IO_FILE* %0) #[[AT2:[0-9]+]]
62 %1 = tail call i64 @fwrite(i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str1, i64 0, i64 0), i64 8, i64 1, %struct._IO_FILE* %0)
65 ; CHECK-NOT: tail call i64 @fwrite(i8* getelementptr inbounds ([9 x i8], [9 x i8]* @.str1, i64 0, i64 0), i64 8, i64 1, %struct._IO_FILE* %0) #[[AT2]]
  /external/llvm/test/Transforms/SimplifyCFG/
speculate-math.ll 18 %0 = tail call float @llvm.sqrt.f32(float %a) nounwind readnone
35 %0 = tail call float @llvm.fabs.f32(float %a) nounwind readnone
52 %0 = tail call float @llvm.fma.f32(float %a, float %b, float %c) nounwind readnone
69 %0 = tail call float @llvm.fmuladd.f32(float %a, float %b, float %c) nounwind readnone
86 %0 = tail call float @llvm.minnum.f32(float %a, float %b) nounwind readnone
103 %0 = tail call float @llvm.maxnum.f32(float %a, float %b) nounwind readnone
  /external/pdfium/third_party/freetype/src/base/
ftutil.c 276 before = list->tail;
286 list->tail = node;
308 list->tail = node;
339 list->tail = before;
367 list->tail = before;
437 list->tail = 0;
  /frameworks/native/services/sensorservice/
traits.h 32 typedef U Tail;
50 template <typename T, typename Tail>
51 struct IndexOf<TypeList<T, Tail>, T> {
55 template <typename Head, typename Tail, typename T>
56 struct IndexOf<TypeList<Head, Tail>, T> {
58 enum { temp = IndexOf<Tail, T>::value };
  /packages/apps/Gallery2/src/com/android/photos/data/
SparseArrayBitmapPool.java 95 // This wasn't the tail, update the next node.
108 // This wasn't the tail, update the next node.
111 // This was the tail, update the tail pointer.
179 // We append to the head, and freeUpCapacity clears from the tail,
196 // This is the only node in the list, update the tail pointer.
  /external/llvm/test/CodeGen/AArch64/
fp16-vector-load-store.ll 120 %0 = tail call { <4 x half>, <4 x half> } @llvm.aarch64.neon.ld2.v4f16.p0v4f16(<4 x half>* %a)
129 %0 = tail call { <4 x half>, <4 x half>, <4 x half> } @llvm.aarch64.neon.ld3.v4f16.p0v4f16(<4 x half>* %a)
138 %0 = tail call { <4 x half>, <4 x half>, <4 x half>, <4 x half> } @llvm.aarch64.neon.ld4.v4f16.p0v4f16(<4 x half>* %a)
147 tail call void @llvm.aarch64.neon.st2.v4f16.p0v4f16(<4 x half> %b, <4 x half> %c, <4 x half>* %a)
156 tail call void @llvm.aarch64.neon.st3.v4f16.p0v4f16(<4 x half> %b, <4 x half> %c, <4 x half> %d, <4 x half>* %a)
165 tail call void @llvm.aarch64.neon.st4.v4f16.p0v4f16(<4 x half> %b, <4 x half> %c, <4 x half> %d, <4 x half> %e, <4 x half>* %a)
174 %0 = tail call { <8 x half>, <8 x half> } @llvm.aarch64.neon.ld2.v8f16.p0v8f16(<8 x half>* %a)
183 %0 = tail call { <8 x half>, <8 x half>, <8 x half> } @llvm.aarch64.neon.ld3.v8f16.p0v8f16(<8 x half>* %a)
192 %0 = tail call { <8 x half>, <8 x half>, <8 x half>, <8 x half> } @llvm.aarch64.neon.ld4.v8f16.p0v8f16(<8 x half>* %a)
201 tail call void @llvm.aarch64.neon.st2.v8f16.p0v8f16(<8 x half> %b, <8 x half> %c, <8 x half>* %a
    [all...]
  /external/llvm/test/Transforms/LoopStrengthReduce/
pr2570.ll 24 tail call i32 @func_116( i8 zeroext 2 ) nounwind ; <i32>:0 [#uses=0]
25 tail call i32 @func_63( i16 signext 2 ) nounwind ; <i32>:1 [#uses=1]
27 tail call i32 @func_63( i16 signext %2 ) nounwind ; <i32>:3 [#uses=1]
32 tail call i32 @func_74( i16 zeroext %5, i8 zeroext %6, i16 zeroext %7, i16 zeroext 0 ) nounwind ; <i32>:8 [#uses=0]
33 tail call i32 @func_124( i32 544824386 ) nounwind ; <i32>:9 [#uses=0]
41 tail call i32 @func_74( i16 zeroext %15, i8 zeroext 0, i16 zeroext %16, i16 zeroext 23618 ) nounwind ; <i32>:17 [#uses=4]
54 tail call i32 @func_124( i32 1 ) nounwind ; <i32>:22 [#uses=1]
71 tail call i32 @func_84( i32 1, i16 zeroext 0, i16 zeroext 8 ) nounwind ; <i32>:29 [#uses=0]
89 tail call i32 @func_128( i32 %36 ) nounwind ; <i32>:37 [#uses=0]
96 tail call i32 @func_128( i32 %40 ) nounwind ; <i32>:41 [#uses=0
    [all...]
  /external/boringssl/src/ssl/
ssl_cipher.c 754 CIPHER_ORDER **tail) {
755 if (curr == *tail) {
767 (*tail)->next = curr;
768 curr->prev = *tail;
770 *tail = curr;
774 CIPHER_ORDER **tail) {
778 if (curr == *tail) {
779 *tail = curr->prev;
837 * head and tail of the list to |*head_p| and |*tail_p|, respectively.
849 CIPHER_ORDER *head, *tail, *curr, *next, *last local
1204 CIPHER_ORDER *co_list = NULL, *head = NULL, *tail = NULL, *curr; local
    [all...]
  /external/llvm/test/CodeGen/ARM/
2011-01-19-MergedGlobalDbg.ll 33 tail call void @llvm.dbg.value(metadata i8 %a, i64 0, metadata !10, metadata !MDExpression()), !dbg !30
35 tail call void @llvm.dbg.value(metadata i8 %0, i64 0, metadata !11, metadata !MDExpression()), !dbg !30
44 tail call void @llvm.dbg.value(metadata i8 %a, i64 0, metadata !18, metadata !MDExpression()), !dbg !32
46 tail call void @llvm.dbg.value(metadata i8 %0, i64 0, metadata !19, metadata !MDExpression()), !dbg !32
53 tail call void @llvm.dbg.value(metadata i8 %a, i64 0, metadata !21, metadata !MDExpression()), !dbg !34
55 tail call void @llvm.dbg.value(metadata i8 %0, i64 0, metadata !22, metadata !MDExpression()), !dbg !34
62 tail call void @llvm.dbg.value(metadata i8 %a, i64 0, metadata !24, metadata !MDExpression()), !dbg !36
64 tail call void @llvm.dbg.value(metadata i8 %0, i64 0, metadata !25, metadata !MDExpression()), !dbg !36
71 tail call void @llvm.dbg.value(metadata i8 %a, i64 0, metadata !27, metadata !MDExpression()), !dbg !38
73 tail call void @llvm.dbg.value(metadata i8 %0, i64 0, metadata !28, metadata !MDExpression()), !dbg !3
    [all...]
2011-08-02-MergedGlobalDbg.ll 32 tail call void @llvm.dbg.value(metadata i32 %a, i64 0, metadata !10, metadata !MDExpression()), !dbg !30
34 tail call void @llvm.dbg.value(metadata i32 %1, i64 0, metadata !11, metadata !MDExpression()), !dbg !31
40 tail call void @llvm.dbg.value(metadata i32 %a, i64 0, metadata !13, metadata !MDExpression()), !dbg !32
42 tail call void @llvm.dbg.value(metadata i32 %1, i64 0, metadata !14, metadata !MDExpression()), !dbg !33
48 tail call void @llvm.dbg.value(metadata i32 %a, i64 0, metadata !16, metadata !MDExpression()), !dbg !34
50 tail call void @llvm.dbg.value(metadata i32 %1, i64 0, metadata !17, metadata !MDExpression()), !dbg !35
56 tail call void @llvm.dbg.value(metadata i32 %a, i64 0, metadata !19, metadata !MDExpression()), !dbg !36
58 tail call void @llvm.dbg.value(metadata i32 %1, i64 0, metadata !20, metadata !MDExpression()), !dbg !37
64 tail call void @llvm.dbg.value(metadata i32 %a, i64 0, metadata !27, metadata !MDExpression()), !dbg !38
66 tail call void @llvm.dbg.value(metadata i32 %1, i64 0, metadata !28, metadata !MDExpression()), !dbg !3
    [all...]
global-merge-1.ll 34 %1 = tail call i32 bitcast (i32 (...)* @calc to i32 ()*)() #3
36 %2 = tail call i32 bitcast (i32 (...)* @calc to i32 ()*)() #3
38 %3 = tail call i32 bitcast (i32 (...)* @calc to i32 ()*)() #3
40 %4 = tail call i32 bitcast (i32 (...)* @calc to i32 ()*)() #3
42 %5 = tail call i32 bitcast (i32 (...)* @calc to i32 ()*)() #3
44 %6 = tail call i32 bitcast (i32 (...)* @calc to i32 ()*)() #3
46 %7 = tail call i32 bitcast (i32 (...)* @calc to i32 ()*)() #3
48 %8 = tail call i32 bitcast (i32 (...)* @calc to i32 ()*)() #3
50 %9 = tail call i32 bitcast (i32 (...)* @calc to i32 ()*)() #3
52 %10 = tail call i32 bitcast (i32 (...)* @calc to i32 ()*)() #
    [all...]
debug-info-arg.ll 10 tail call void @llvm.dbg.value(metadata %struct.tag_s* %this, i64 0, metadata !5, metadata !MDExpression()), !dbg !20
11 tail call void @llvm.dbg.value(metadata %struct.tag_s* %c, i64 0, metadata !13, metadata !MDExpression()), !dbg !21
12 tail call void @llvm.dbg.value(metadata i64 %x, i64 0, metadata !14, metadata !MDExpression()), !dbg !22
13 tail call void @llvm.dbg.value(metadata i64 %y, i64 0, metadata !17, metadata !MDExpression()), !dbg !23
15 tail call void @llvm.dbg.value(metadata %struct.tag_s* %ptr1, i64 0, metadata !18, metadata !MDExpression()), !dbg !24
16 tail call void @llvm.dbg.value(metadata %struct.tag_s* %ptr2, i64 0, metadata !19, metadata !MDExpression()), !dbg !25
21 tail call void @foobar(i64 %x, i64 %y) nounwind, !dbg !28
  /external/llvm/test/CodeGen/Mips/
inlineasm-operand-code.ll 17 tail call i32 asm sideeffect "addiu $0,$1,${2:X}", "=r,r,I"(i32 7, i32 -3) ;
28 tail call i32 asm sideeffect "addiu $0,$1,${2:x}", "=r,r,I"(i32 7, i32 -3) ;
39 tail call i32 asm sideeffect "addiu $0,$1,${2:d}", "=r,r,I"(i32 7, i32 -3) ;
50 tail call i32 asm sideeffect "addiu $0,$1,${2:m}", "=r,r,I"(i32 7, i32 -3) ;
61 tail call i32 asm sideeffect "addiu $0,$1,${2:z}", "=r,r,I"(i32 7, i32 -3) ;
67 tail call i32 asm sideeffect "addiu $0,$1,${2:z}", "=r,r,I"(i32 7, i32 0) nounwind
105 tail call i64 asm sideeffect "addiu $0,$1,$2 \0A\09", "=r,r,X"(i64 1229801703532086340, i64 3) nounwind
130 tail call i32 asm sideeffect "or $0,${1:D},$2", "=r,r,r"(i64 %bosco, i32 %trunc1) nounwind
154 tail call i32 asm sideeffect "or $0,${1:L},$2", "=r,r,r"(i64 %bosco, i32 %trunc1) nounwind
178 tail call i32 asm sideeffect "or $0,${1:M},$2", "=r,r,r"(i64 %bosco, i32 %trunc1) nounwin
    [all...]
  /hardware/ti/omap3/dspbridge/inc/
list.h 160 * The head is removed by making the tail element of the list point its
162 * "prev" pointer of the next element after the head point at the tail
177 * Because the tail of the list points forward (its "next" pointer) to
179 * "prev" pointer) to the tail of the list, this list is circular.
256 * Adds the specified element to the tail of the list
259 * the head element's prev pointer. This is the previous tail member of
262 * Sets next pointer of the previous tail member of the list to point to
278 * Because the tail is always "just before" the head of the list (the
279 * tail's "next" pointer points at the head of the list, and the head's
280 * "prev" pointer points at the tail of the list), the list is circular
    [all...]
  /hardware/ti/omap3/dspbridge/libbridge/inc/
list.h 160 * The head is removed by making the tail element of the list point its
162 * "prev" pointer of the next element after the head point at the tail
177 * Because the tail of the list points forward (its "next" pointer) to
179 * "prev" pointer) to the tail of the list, this list is circular.
256 * Adds the specified element to the tail of the list
259 * the head element's prev pointer. This is the previous tail member of
262 * Sets next pointer of the previous tail member of the list to point to
278 * Because the tail is always "just before" the head of the list (the
279 * tail's "next" pointer points at the head of the list, and the head's
280 * "prev" pointer points at the tail of the list), the list is circular
    [all...]
  /external/llvm/test/CodeGen/X86/
mmx-intrinsics.ll 15 %4 = tail call x86_mmx @llvm.x86.ssse3.phadd.w(x86_mmx %2, x86_mmx %3) nounwind readnone
31 %2 = tail call x86_mmx @llvm.x86.mmx.pcmpgt.d(x86_mmx %mmx_var.i, x86_mmx %mmx_var1.i) nounwind
47 %2 = tail call x86_mmx @llvm.x86.mmx.pcmpgt.w(x86_mmx %mmx_var.i, x86_mmx %mmx_var1.i) nounwind
63 %2 = tail call x86_mmx @llvm.x86.mmx.pcmpgt.b(x86_mmx %mmx_var.i, x86_mmx %mmx_var1.i) nounwind
79 %2 = tail call x86_mmx @llvm.x86.mmx.pcmpeq.d(x86_mmx %mmx_var.i, x86_mmx %mmx_var1.i) nounwind
95 %2 = tail call x86_mmx @llvm.x86.mmx.pcmpeq.w(x86_mmx %mmx_var.i, x86_mmx %mmx_var1.i) nounwind
111 %2 = tail call x86_mmx @llvm.x86.mmx.pcmpeq.b(x86_mmx %mmx_var.i, x86_mmx %mmx_var1.i) nounwind
127 %2 = tail call x86_mmx @llvm.x86.mmx.punpckldq(x86_mmx %mmx_var.i, x86_mmx %mmx_var1.i) nounwind
143 %2 = tail call x86_mmx @llvm.x86.mmx.punpcklwd(x86_mmx %mmx_var.i, x86_mmx %mmx_var1.i) nounwind
159 %2 = tail call x86_mmx @llvm.x86.mmx.punpcklbw(x86_mmx %mmx_var.i, x86_mmx %mmx_var1.i) nounwin
    [all...]
  /external/ipsec-tools/src/include-glibc/sys/
queue.h 45 * singly-linked tail queues, lists and tail queues.
57 * A singly-linked tail queue is headed by a pair of pointers, one to the
58 * head of the list and the other to the tail of the list. The elements are
62 * end of the list. Elements being removed from the head of the tail queue
64 * A singly-linked tail queue may only be traversed in the forward direction.
65 * Singly-linked tail queues are ideal for applications with large datasets
75 * A tail queue is headed by a pair of pointers, one to the head of the
76 * list and the other to the tail of the list. The elements are doubly
80 * the list. A tail queue may be traversed in either direction
    [all...]
  /external/llvm/test/CodeGen/Mips/msa/
bit.ll 12 %1 = tail call <16 x i8> @llvm.mips.sat.s.b(<16 x i8> %0, i32 7)
31 %1 = tail call <8 x i16> @llvm.mips.sat.s.h(<8 x i16> %0, i32 7)
50 %1 = tail call <4 x i32> @llvm.mips.sat.s.w(<4 x i32> %0, i32 7)
69 %1 = tail call <2 x i64> @llvm.mips.sat.s.d(<2 x i64> %0, i32 7)
88 %1 = tail call <16 x i8> @llvm.mips.sat.u.b(<16 x i8> %0, i32 7)
107 %1 = tail call <8 x i16> @llvm.mips.sat.u.h(<8 x i16> %0, i32 7)
126 %1 = tail call <4 x i32> @llvm.mips.sat.u.w(<4 x i32> %0, i32 7)
145 %1 = tail call <2 x i64> @llvm.mips.sat.u.d(<2 x i64> %0, i32 7)
164 %1 = tail call <16 x i8> @llvm.mips.slli.b(<16 x i8> %0, i32 7)
183 %1 = tail call <8 x i16> @llvm.mips.slli.h(<8 x i16> %0, i32 7
    [all...]
bitcast.ll 9 %1 = tail call <16 x i8> @llvm.mips.addv.b(<16 x i8> %0, <16 x i8> %0)
11 %3 = tail call <16 x i8> @llvm.mips.addv.b(<16 x i8> %2, <16 x i8> %2)
33 %1 = tail call <16 x i8> @llvm.mips.addv.b(<16 x i8> %0, <16 x i8> %0)
35 %3 = tail call <8 x i16> @llvm.mips.addv.h(<8 x i16> %2, <8 x i16> %2)
60 %1 = tail call <16 x i8> @llvm.mips.addv.b(<16 x i8> %0, <16 x i8> %0)
81 %1 = tail call <16 x i8> @llvm.mips.addv.b(<16 x i8> %0, <16 x i8> %0)
83 %3 = tail call <4 x i32> @llvm.mips.addv.w(<4 x i32> %2, <4 x i32> %2)
106 %1 = tail call <16 x i8> @llvm.mips.addv.b(<16 x i8> %0, <16 x i8> %0)
108 %3 = tail call <4 x float> @llvm.mips.fadd.w(<4 x float> %2, <4 x float> %2)
131 %1 = tail call <16 x i8> @llvm.mips.addv.b(<16 x i8> %0, <16 x i8> %0
    [all...]
  /external/llvm/test/CodeGen/Thumb2/
crash.ll 18 tail call void @llvm.arm.neon.vst4.v4i32(i8* %8, <4 x i32> %1, <4 x i32> %3, <4 x i32> %5, <4 x i32> %7, i32 1)
48 tail call void @llvm.arm.neon.vst4.v4i32(i8* bitcast ([16 x i32]* @dbuf to i8*), <4 x i32> %2, <4 x i32> %3, <4 x i32> %4, <4 x i32> %5, i32 1) nounwind
56 %vld1 = tail call <4 x float> @llvm.arm.neon.vld1.v4f32(i8* %p, i32 1)
57 tail call void asm sideeffect "", "~{q0},~{q1},~{q2},~{q3},~{q4},~{q5},~{q6},~{q7},~{q8},~{q9},~{q10},~{q11},~{q12},~{q13},~{q14},~{q15}"() nounwind
58 tail call void @llvm.arm.neon.vst1.v4f32(i8* %p, <4 x float> %vld1, i32 1)
75 tail call void asm sideeffect "", "~{r1},~{r3},~{r5},~{r11},~{r13}"() nounwind
84 %1 = tail call double asm sideeffect "@ $0", "=w,~{d0},~{q1},~{q2},~{q3},~{q4},~{q5},~{q6},~{q7},~{q8},~{q9},~{q10},~{q11},~{q12},~{q13},~{q14},~{q15}"() nounwind
  /external/llvm/test/DebugInfo/X86/
DW_AT_location-reference.ll 65 %call = tail call i32 @g(i32 0, i32 0) nounwind, !dbg !8
67 tail call void @llvm.dbg.value(metadata i32 1, i64 0, metadata !5, metadata !MDExpression()), !dbg !13
78 tail call void @llvm.dbg.value(metadata i32 %mul, i64 0, metadata !5, metadata !MDExpression()), !dbg !14
79 %call4 = tail call i32 @g(i32 %mul, i32 0) nounwind, !dbg !15
81 tail call void @llvm.dbg.value(metadata i32 2, i64 0, metadata !5, metadata !MDExpression()), !dbg !17
92 tail call void @llvm.dbg.value(metadata i32 %mul12, i64 0, metadata !5, metadata !MDExpression()), !dbg !18
93 %call15 = tail call i32 @g(i32 0, i32 %mul12) nounwind, !dbg !19
  /external/llvm/test/Transforms/LoopStrengthReduce/ARM/
ivchain-ARM.ll 242 %12 = tail call <1 x i64> @llvm.arm.neon.vld1.v1i64(i8* %.05, i32 1) nounwind
244 %14 = tail call <1 x i64> @llvm.arm.neon.vld1.v1i64(i8* %13, i32 1) nounwind
250 %19 = tail call <1 x i64> @llvm.arm.neon.vld1.v1i64(i8* %18, i32 1) nounwind
252 %21 = tail call <1 x i64> @llvm.arm.neon.vld1.v1i64(i8* %20, i32 1) nounwind
258 %26 = tail call <1 x i64> @llvm.arm.neon.vld1.v1i64(i8* %25, i32 1) nounwind
260 %28 = tail call <1 x i64> @llvm.arm.neon.vld1.v1i64(i8* %27, i32 1) nounwind
266 %33 = tail call <1 x i64> @llvm.arm.neon.vld1.v1i64(i8* %32, i32 1) nounwind
268 %35 = tail call <1 x i64> @llvm.arm.neon.vld1.v1i64(i8* %34, i32 1) nounwind
331 %vld1 = tail call <8 x i8> @llvm.arm.neon.vld1.v8i8(i8* %add.ptr, i32 1)
333 %vld2 = tail call <8 x i8> @llvm.arm.neon.vld1.v8i8(i8* %add.ptr3, i32 1
    [all...]
  /external/mesa3d/src/gallium/drivers/nv50/codegen/
nv50_ir_build_util.h 38 // keeps inserting at head/tail of block
39 inline void setPosition(BasicBlock *, bool tail);
178 bool tail; member in class:nv50_ir::BuildUtil
203 tail = atTail;
213 tail = after;
237 tail ? bb->insertTail(i) : bb->insertHead(i);
239 if (tail) {
  /external/selinux/policycoreutils/semanage/
semanage-bash-completion.sh 34 seinfo -u 2> /dev/null | tail -n +3
37 seinfo -t 2> /dev/null | tail -n +3
40 seinfo -aport_type -x 2>/dev/null | tail -n +2
43 seinfo -adomain -x 2>/dev/null | tail -n +2
46 seinfo -anode_type -x 2>/dev/null | tail -n +2
49 seinfo -afile_type -x 2>/dev/null | tail -n +2
52 seinfo -r 2> /dev/null | tail -n +3
  /frameworks/native/include/private/ui/
RegionHelper.h 116 inline int next(TYPE& head, TYPE& tail,
126 tail = lhs_tail;
130 tail = rhs_head;
136 tail = rhs_tail;
140 tail = lhs_head;
146 tail = rhs_head = lhs_tail;
150 tail = lhs_head = rhs_tail;

Completed in 204 milliseconds

<<31323334353637383940>>