HomeSort by relevance Sort by last modified time
    Searched full:there (Results 951 - 975 of 24139) sorted by null

<<31323334353637383940>>

  /external/lldb/www/
customization.html 22 <p>There is an examples/customization directory under LLDB top of tree,
  /external/llvm/autoconf/
README.TXT 13 8. If there are any warnings from AutoRegen.sh, fix them and go to step 7.
  /external/llvm/docs/TableGen/
Deficiencies.rst 21 There are some in favour of extending the semantics even more, but making sure
  /external/llvm/lib/Transforms/Hello/
Makefile 15 # If we don't need RTTI or EH, there's no reason to export anything
  /external/llvm/test/Analysis/CostModel/AArch64/
store.ll 10 ; We scalarize the loads/stores because there is no vector register name for
  /external/llvm/test/Analysis/ScalarEvolution/
2012-05-18-LoopPredRecurse.ll 7 ; case, so there's no output to check, just the absence of stack overflow.
  /external/llvm/test/CodeGen/AArch64/
arm64-2012-05-09-LOADgot-bug.ll 19 ; (there's no ELF relocation to do that).
  /external/llvm/test/CodeGen/ARM/
2013-04-21-AAPCS-VA-C.1.cp.ll 2 ;Note: There are no VFP CPRCs in a variadic procedure.
ifconv-kills.ll 26 ; suggest to bring %phival/%valt/%vale into %R1 (because otherwise there
sjljehprepare-lower-empty-struct.ll 9 ; nothing happens, i.e. there are no instructions between
  /external/llvm/test/CodeGen/R600/
disconnected-predset-break-bug.ll 4 ; result. This tests that there are no instructions between the PRED_SET*
operand-spacing.ll 4 ; Make sure there isn't an extra space between the instruction name and first operands.
  /external/llvm/test/CodeGen/SystemZ/
fp-conv-06.ll 5 ; Check i32->f32. There is no native instruction, so we must promote
fp-conv-08.ll 5 ; Test i64->f32. There's no native support for unsigned i64-to-fp conversions,
  /external/llvm/test/CodeGen/X86/
fp-stack-ret-store.ll 6 ; go through a stack slot to get there.
hoist-common.ll 4 ; to there being a redundant xorl in the entry block
stack-update-frame-opcode.ll 10 ; There is a 2x2 variation matrix here:
statepoint-stack-usage.ll 13 ; The exact stores don't matter, but there need to be three stack slots created
22 ; This is the key check. There should NOT be any memory moves here
36 ; The exact stores don't matter, but there need to be three stack slots created
45 ; This is the key check. There should NOT be any memory moves here
unreachable-loop-sinking.ll 5 ; not worthwhile, and there are corner cases which it doesn't handle.
  /external/llvm/test/Feature/
constpointer.ll 7 ; declared and involves an icky bytecode encoding. There is no meaningful
  /external/llvm/test/Integer/
constpointer_bt.ll 7 ; declared and involves an icky bytecode encoding. There is no meaningful
  /external/llvm/test/Linker/
2003-11-18-TypeResolution.ll 1 ; Linking these two translation units causes there to be two LLVM values in the
  /external/llvm/test/MC/ARM/
thumb1-relax-br.s 9 @ There is no MachO relocation for Thumb1's unconditional branch, so
  /external/llvm/test/MC/Disassembler/ARM/
invalid-because-armv7.txt 4 # ARMv7 triple, probably because the relevant instruction is v8, though there
  /external/llvm/test/MC/ELF/
section-sym2.s 19 // There is only one .rodata symbol

Completed in 560 milliseconds

<<31323334353637383940>>