HomeSort by relevance Sort by last modified time
    Searched refs:IR (Results 26 - 50 of 63) sorted by null

12 3

  /external/valgrind/VEX/priv/
host_tilegx_isel.c 86 - An IRExpr*, which may be NULL, holding the IR expression (an
383 return toBool(hregClass(am->GXam.IR.base) == HRcGPR() &&
384 hregIsVirtual(am->GXam.IR.base) &&
385 uInt_fits_in_16_bits(am->GXam.IR.index));
    [all...]
host_tilegx_defs.c 560 am->GXam.IR.base = base;
561 am->GXam.IR.index = idx;
569 return TILEGXAMode_IR(am->GXam.IR.index + 4, am->GXam.IR.base);
578 if (am->GXam.IR.index == 0)
581 vex_printf("%d(", (Int) am->GXam.IR.index);
582 ppHRegTILEGX(am->GXam.IR.base);
593 addHRegUse(u, HRmRead, am->GXam.IR.base);
604 am->GXam.IR.base = lookupHRegRemap(m, am->GXam.IR.base)
    [all...]
host_amd64_defs.c 189 am->Aam.IR.imm = imm32;
190 am->Aam.IR.reg = reg;
207 if (am->Aam.IR.imm == 0)
210 vex_printf("0x%x(", am->Aam.IR.imm);
211 ppHRegAMD64(am->Aam.IR.reg);
229 addHRegUse(u, HRmRead, am->Aam.IR.reg);
243 am->Aam.IR.reg = lookupHRegRemap(m, am->Aam.IR.reg);
    [all...]
host_mips_defs.c 458 am->Mam.IR.base = base;
459 am->Mam.IR.index = idx;
479 ret = MIPSAMode_IR(am->Mam.IR.index, am->Mam.IR.base);
496 ret = MIPSAMode_IR(am->Mam.IR.index + 4, am->Mam.IR.base);
514 ret = MIPSAMode_IR(am->Mam.IR.index + 4, am->Mam.IR.base);
531 if (am->Mam.IR.index == 0)
534 vex_printf("%d(", (Int) am->Mam.IR.index)
    [all...]
host_x86_defs.c 163 am->Xam.IR.imm = imm32;
164 am->Xam.IR.reg = reg;
181 return X86AMode_IR( am->Xam.IR.imm, am->Xam.IR.reg );
193 if (am->Xam.IR.imm == 0)
196 vex_printf("0x%x(", am->Xam.IR.imm);
197 ppHRegX86(am->Xam.IR.reg);
215 addHRegUse(u, HRmRead, am->Xam.IR.reg);
229 am->Xam.IR.reg = lookupHRegRemap(m, am->Xam.IR.reg)
    [all...]
host_ppc_defs.c 243 am->Pam.IR.base = base;
244 am->Pam.IR.index = idx;
258 return PPCAMode_IR( am->Pam.IR.index, am->Pam.IR.base );
269 if (am->Pam.IR.index == 0)
272 vex_printf("%d(", (Int)am->Pam.IR.index);
273 ppHRegPPC(am->Pam.IR.base);
289 addHRegUse(u, HRmRead, am->Pam.IR.base);
303 am->Pam.IR.base = lookupHRegRemap(m, am->Pam.IR.base)
    [all...]
host_mips_isel.c 277 rounding mode | MIPS | IR
412 /* These are used for cross-checking that IR-level constraints on
544 // If this happens, it denotes ill-formed IR.
581 // If this happens, it denotes ill-formed IR
639 /* IR can denote other possible return types, but we don't
692 return toBool(hregClass(am->Mam.IR.base) == HRcGPR(mode64) &&
693 hregIsVirtual(am->Mam.IR.base) &&
694 uInt_fits_in_16_bits(am->Mam.IR.index));
    [all...]
host_amd64_defs.h 138 } IR;
host_tilegx_defs.h 157 } IR;
  /frameworks/compile/libbcc/lib/Renderscript/
RSForEachExpand.cpp 23 #include <llvm/IR/DerivedTypes.h>
24 #include <llvm/IR/Function.h>
25 #include <llvm/IR/Instructions.h>
26 #include <llvm/IR/IRBuilder.h>
27 #include <llvm/IR/MDBuilder.h>
28 #include <llvm/IR/Module.h>
31 #include <llvm/IR/DataLayout.h>
32 #include <llvm/IR/Function.h>
33 #include <llvm/IR/Type.h>
    [all...]
RSCompilerDriver.cpp 19 #include "llvm/IR/AssemblyAnnotationWriter.h"
20 #include <llvm/IR/Module.h>
  /libcore/luni/src/test/java/libcore/java/util/
EnumSetTest.java 105 HF, TA, W, RE, OS, IR, PT, AU, HG, TL, PB, BI, PO, AT, RN, FR, RA, AC, TH, PA, U, NP, PU,
  /external/llvm/bindings/ocaml/analysis/
llvm_analysis.mli 12 This interface provides an OCaml API for LLVM IR analyses, the classes in
  /external/opencv/cvaux/src/
cvsegment.cpp 58 #define PUSH(Y,IL,IR,IPL,IPR,FL) { stack[StIn].y=(ushort)(Y); \
60 stack[StIn].r=(ushort)(IR); \
66 #define POP(Y,IL,IR,IPL,IPR,FL) { StIn--; \
69 IR=stack[StIn].r;\
  /external/clang/lib/Basic/
SourceManager.cpp 638 const SrcMgr::ContentCache *IR = getOrCreateContentCache(File);
639 assert(IR && "getOrCreateContentCache() cannot return NULL");
640 return IR->getBuffer(Diag, *this, SourceLocation(), Invalid);
646 const SrcMgr::ContentCache *IR = getOrCreateContentCache(SourceFile);
647 assert(IR && "getOrCreateContentCache() cannot return NULL");
649 const_cast<SrcMgr::ContentCache *>(IR)->replaceBuffer(Buffer, DoNotFree);
650 const_cast<SrcMgr::ContentCache *>(IR)->BufferOverridden = true;
670 const SrcMgr::ContentCache *IR = getOrCreateContentCache(File);
671 const_cast<SrcMgr::ContentCache *>(IR)->replaceBuffer(nullptr);
672 const_cast<SrcMgr::ContentCache *>(IR)->ContentsEntry = IR->OrigEntry
    [all...]
  /external/llvm/unittests/IR/
PassManagerTest.cpp 1 //===- llvm/unittest/IR/PassManager.cpp - PassManager tests ---------------===//
11 #include "llvm/IR/Function.h"
12 #include "llvm/IR/LLVMContext.h"
13 #include "llvm/IR/Module.h"
14 #include "llvm/IR/PassManager.h"
173 std::unique_ptr<Module> parseIR(const char *IR) {
176 return parseAssemblyString(IR, Err, C);
  /external/v8/test/webkit/
dfg-dead-unreachable-code-with-chain-of-dead-unchecked-nodes.js 25 "Tests that code that is dead, unreachable, and contains a chain of nodes that use each other in an untyped way doesn't result in the IR getting corrupted."
  /external/llvm/
Android.mk 24 lib/IR \
Makefile 14 # 2. Build utils, which is used by IR.
15 # 3. Build IR, which builds the Intrinsics.inc file used by libs.
33 DIRS := lib/Support lib/TableGen utils lib/IR lib tools/llvm-shlib \
  /frameworks/compile/libbcc/lib/Support/
Disassembler.cpp 24 #include <llvm/IR/LLVMContext.h>
  /external/llvm/tools/llvm-nm/
llvm-nm.cpp 19 #include "llvm/IR/Function.h"
20 #include "llvm/IR/GlobalAlias.h"
21 #include "llvm/IR/GlobalVariable.h"
22 #include "llvm/IR/LLVMContext.h"
775 // FIXME: should we print 'b'? At the IR level we cannot be sure if this
827 else if (IRObjectFile *IR = dyn_cast<IRObjectFile>(&Obj))
828 Ret = getSymbolNMTypeChar(*IR, I);
921 if (IRObjectFile *IR = dyn_cast<IRObjectFile>(&Obj)) {
922 const GlobalValue *GV = IR->getSymbolGV(I->getRawDataRefImpl());
    [all...]
  /external/clang/include/clang/Basic/
SourceManager.h 767 IR = getOrCreateContentCache(SourceFile,
769 assert(IR && "getOrCreateContentCache() cannot return NULL");
770 return createFileID(IR, IncludePos, FileCharacter, LoadedID, LoadedOffset);
    [all...]
  /external/llvm/utils/
GenLibDeps.pl 101 $libpath =~ s/^Core/IR/;
  /cts/suite/cts/deviceTests/browserbench/assets/octane/
pdfjs.js     [all...]
  /external/selinux/policycoreutils/mcstrans/share/examples/nato/setrans.d/
eyes-only.conf 327 ~c306=IR # Iran

Completed in 3833 milliseconds

12 3