/prebuilts/ndk/8/platforms/android-14/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/prebuilts/ndk/8/platforms/android-9/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/prebuilts/ndk/9/platforms/android-12/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/prebuilts/ndk/9/platforms/android-13/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/prebuilts/ndk/9/platforms/android-14/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/prebuilts/ndk/9/platforms/android-15/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/prebuilts/ndk/9/platforms/android-16/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/prebuilts/ndk/9/platforms/android-17/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/prebuilts/ndk/9/platforms/android-18/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/prebuilts/ndk/9/platforms/android-19/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/prebuilts/ndk/9/platforms/android-9/arch-mips/usr/include/asm/ |
barrier.h | 25 #define __fast_iob() __asm__ __volatile__( ".set push\n\t" ".set noreorder\n\t" "lw $0,%0\n\t" "nop\n\t" ".set pop" : : "m" (*(int *)CKSEG1) : "memory") 39 #define smp_mb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 40 #define smp_rmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 41 #define smp_wmb() __asm__ __volatile__(__WEAK_ORDERING_MB : : :"memory") 44 #define smp_llsc_mb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 45 #define smp_llsc_rmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory") 46 #define smp_llsc_wmb() __asm__ __volatile__(__WEAK_LLSC_MB : : :"memory")
|
/external/compiler-rt/lib/sanitizer_common/ |
sanitizer_atomic_clang_x86.h | 21 __asm__ __volatile__("" ::: "memory"); 23 __asm__ __volatile__("pause"); 24 __asm__ __volatile__("" ::: "memory"); 42 __asm__ __volatile__("" ::: "memory"); 44 __asm__ __volatile__("" ::: "memory"); 46 __asm__ __volatile__("" ::: "memory"); 49 __asm__ __volatile__("" ::: "memory"); 52 __asm__ __volatile__("" ::: "memory"); 54 __asm__ __volatile__("" ::: "memory"); 58 __asm__ __volatile__ [all...] |
/external/valgrind/memcheck/tests/ppc64/ |
power_ISA2_05.c | 34 __asm__ volatile ("prtyd %0, %1":"=r" (parity):"r"(long_word)); 36 __asm__ volatile ("prtyw %0, %1":"=r" (parity):"r"(word)); 60 __asm__ volatile ("lfiwax %0, 0, %1":"=f" (FRT1):"r"(base)); 99 __asm__ volatile ("lfdp 10, %0"::"m" (dbl_pair[0])); 100 __asm__ volatile ("fmr %0, 10":"=d" (FRT1)); 101 __asm__ volatile ("fmr %0, 11":"=d" (FRT2)); 108 __asm__ volatile ("fmr 10, %0"::"d" (FRT1)); 109 __asm__ volatile ("fmr 11, %0"::"d" (FRT2)); 110 __asm__ volatile ("stfdp 10, %0"::"m" (dbl_pair[1])); 118 __asm__ volatile ("ori 20, %0, 0"::"r" (base)) [all...] |
/prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.11-4.8/sysroot/usr/include/sys/ |
io.h | 48 __asm__ __volatile__ ("inb %w1,%0":"=a" (_v):"Nd" (__port)); 57 __asm__ __volatile__ ("inb %w1,%0\noutb %%al,$0x80":"=a" (_v):"Nd" (__port)); 66 __asm__ __volatile__ ("inw %w1,%0":"=a" (_v):"Nd" (__port)); 75 __asm__ __volatile__ ("inw %w1,%0\noutb %%al,$0x80":"=a" (_v):"Nd" (__port)); 84 __asm__ __volatile__ ("inl %w1,%0":"=a" (_v):"Nd" (__port)); 92 __asm__ __volatile__ ("inl %w1,%0\noutb %%al,$0x80":"=a" (_v):"Nd" (__port)); 99 __asm__ __volatile__ ("outb %b0,%w1": :"a" (__value), "Nd" (__port)); 105 __asm__ __volatile__ ("outb %b0,%w1\noutb %%al,$0x80": :"a" (__value), 112 __asm__ __volatile__ ("outw %w0,%w1": :"a" (__value), "Nd" (__port)); 119 __asm__ __volatile__ ("outw %w0,%w1\noutb %%al,$0x80": :"a" (__value) [all...] |
/prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.15-4.8/sysroot/usr/include/i386-linux-gnu/sys/ |
io.h | 48 __asm__ __volatile__ ("inb %w1,%0":"=a" (_v):"Nd" (__port)); 57 __asm__ __volatile__ ("inb %w1,%0\noutb %%al,$0x80":"=a" (_v):"Nd" (__port)); 66 __asm__ __volatile__ ("inw %w1,%0":"=a" (_v):"Nd" (__port)); 75 __asm__ __volatile__ ("inw %w1,%0\noutb %%al,$0x80":"=a" (_v):"Nd" (__port)); 84 __asm__ __volatile__ ("inl %w1,%0":"=a" (_v):"Nd" (__port)); 92 __asm__ __volatile__ ("inl %w1,%0\noutb %%al,$0x80":"=a" (_v) 100 __asm__ __volatile__ ("outb %b0,%w1": :"a" (value), "Nd" (__port)); 106 __asm__ __volatile__ ("outb %b0,%w1\noutb %%al,$0x80": :"a" (value), 113 __asm__ __volatile__ ("outw %w0,%w1": :"a" (value), "Nd" (__port)); 120 __asm__ __volatile__ ("outw %w0,%w1\noutb %%al,$0x80": :"a" (value) [all...] |
/prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.15-4.8/sysroot/usr/include/x86_64-linux-gnu/sys/ |
io.h | 48 __asm__ __volatile__ ("inb %w1,%0":"=a" (_v):"Nd" (__port)); 57 __asm__ __volatile__ ("inb %w1,%0\noutb %%al,$0x80":"=a" (_v):"Nd" (__port)); 66 __asm__ __volatile__ ("inw %w1,%0":"=a" (_v):"Nd" (__port)); 75 __asm__ __volatile__ ("inw %w1,%0\noutb %%al,$0x80":"=a" (_v):"Nd" (__port)); 84 __asm__ __volatile__ ("inl %w1,%0":"=a" (_v):"Nd" (__port)); 92 __asm__ __volatile__ ("inl %w1,%0\noutb %%al,$0x80":"=a" (_v):"Nd" (__port)); 99 __asm__ __volatile__ ("outb %b0,%w1": :"a" (__value), "Nd" (__port)); 105 __asm__ __volatile__ ("outb %b0,%w1\noutb %%al,$0x80": :"a" (__value), 112 __asm__ __volatile__ ("outw %w0,%w1": :"a" (__value), "Nd" (__port)); 119 __asm__ __volatile__ ("outw %w0,%w1\noutb %%al,$0x80": :"a" (__value) [all...] |
/external/valgrind/memcheck/tests/ |
leak.h | 52 __asm__ __volatile__( "li 3, 0" : : :/*trash*/"r3" ); \ 53 __asm__ __volatile__( "li 4, 0" : : :/*trash*/"r4" ); \ 54 __asm__ __volatile__( "li 5, 0" : : :/*trash*/"r5" ); \ 55 __asm__ __volatile__( "li 6, 0" : : :/*trash*/"r6" ); \ 56 __asm__ __volatile__( "li 7, 0" : : :/*trash*/"r7" ); \ 57 __asm__ __volatile__( "li 8, 0" : : :/*trash*/"r8" ); \ 58 __asm__ __volatile__( "li 9, 0" : : :/*trash*/"r9" ); \ 59 __asm__ __volatile__( "li 10, 0" : : :/*trash*/"r10" ); \ 60 __asm__ __volatile__( "li 11, 0" : : :/*trash*/"r11" ); \ 61 __asm__ __volatile__( "li 12, 0" : : :/*trash*/"r12" ); [all...] |
/external/valgrind/none/tests/ppc32/ |
jm-insns.c | 201 __asm__ __volatile__ ("mtcr %0" : : "b"(_arg) : ALLCR ); 204 __asm__ __volatile__ ("mtxer %0" : : "b"(_arg) : "xer" ); 207 __asm__ __volatile__ ("mfcr %0" : "=b"(_lval) ) 210 __asm__ __volatile__ ("mfxer %0" : "=b"(_lval) ) 226 __asm__ __volatile__ ("mtfsf 0xFF, %0" : : "f"(_d) ); \ 231 register double f14 __asm__ ("fr14"); 232 register double f15 __asm__ ("fr15"); 233 register double f16 __asm__ ("fr16"); 234 register double f17 __asm__ ("fr17"); 235 register HWord_t r14 __asm__ ("r14") [all...] |
mcrfs.c | 11 __asm__ __volatile__( 27 __asm__ __volatile__( 40 __asm__ __volatile__(
|
/external/valgrind/memcheck/tests/ppc32/ |
power_ISA2_05.c | 34 __asm__ volatile ("prtyd %0, %1":"=r" (parity):"r"(long_word)); 37 __asm__ volatile ("prtyw %0, %1":"=r" (parity):"r"(word)); 56 __asm__ volatile ("lfiwax %0, 0, %1":"=f" (FRT1):"r"(base)); 94 __asm__ volatile ("lfdp 10, %0"::"m" (dbl_pair[0])); 95 __asm__ volatile ("fmr %0, 10":"=d" (FRT1)); 96 __asm__ volatile ("fmr %0, 11":"=d" (FRT2)); 103 __asm__ volatile ("fmr 10, %0"::"d" (FRT1)); 104 __asm__ volatile ("fmr 11, %0"::"d" (FRT2)); 105 __asm__ volatile ("stfdp 10, %0"::"m" (dbl_pair[1])); 113 __asm__ volatile ("ori 20, %0, 0"::"r" (base)) [all...] |
/external/mesa3d/src/mesa/math/ |
m_debug_util.h | 85 __asm__ __volatile__ ( "push %%ebx \n" \ 113 __asm__ __volatile__ ( "push %%ebx \n" \ 125 __asm__ __volatile__ ( "push %%ebx \n" \ 153 __asm__ ( "mov %%eax, %0" : "=a" (cycle_tmp1) ); \ 154 __asm__ ( "mov %%eax, %0" : "=a" (cycle_tmp2) ); \ 155 __asm__ ( "cdq" ); \ 156 __asm__ ( "cdq" ); \ 157 __asm__ ( "rdtsc" : "=a" (cycle_tmp1), "=d" (dummy) ); \ 158 __asm__ ( "cdq" ); \ 159 __asm__ ( "cdq" ); [all...] |
/external/valgrind/none/tests/amd64/ |
clc.c | 9 __asm__ __volatile__( 25 __asm__ __volatile__( 41 __asm__ __volatile__(
|
/external/clang/test/CodeGen/ |
2010-08-12-asm-aggr-arg.c | 14 __asm__("xyz" : "=r" (w) : "0" (w));
|
struct-matching-constraint.c | 8 __asm__("vmov.16 %1, %0 \n\t"
|
/external/clang/test/Sema/ |
inline-asm-validate.c | 6 __asm__ __volatile__( "stxr %w[_t], %[_r], [%[_p]]" : [_t] "=&r" (t) : [_p] "p" (p), [_r] "r" (r) : "memory"); // expected-warning{{value size does not match register size specified by the constraint and modifier}} expected-note {{use constraint modifier "w"}}
|