Home | History | Annotate | Download | only in ARM

Lines Matching refs:V3

267   SDNode *createQuadSRegsNode(EVT VT, SDValue V0, SDValue V1, SDValue V2, SDValue V3);
268 SDNode *createQuadDRegsNode(EVT VT, SDValue V0, SDValue V1, SDValue V2, SDValue V3);
269 SDNode *createQuadQRegsNode(EVT VT, SDValue V0, SDValue V1, SDValue V2, SDValue V3);
1637 SDValue V2, SDValue V3) {
1646 V2, SubReg2, V3, SubReg3 };
1652 SDValue V2, SDValue V3) {
1661 V2, SubReg2, V3, SubReg3 };
1667 SDValue V2, SDValue V3) {
1676 V2, SubReg2, V3, SubReg3 };
2002 SDValue V3 = (NumVecs == 3)
2005 SrcReg = SDValue(createQuadDRegsNode(MVT::v4i64, V0, V1, V2, V3), 0);
2050 SDValue V3 = (NumVecs == 3)
2053 SDValue RegSeq = SDValue(createQuadQRegsNode(MVT::v8i64, V0, V1, V2, V3), 0);
2168 SDValue V3 = (NumVecs == 3)
2172 SuperReg = SDValue(createQuadDRegsNode(MVT::v4i64, V0, V1, V2, V3), 0);
2174 SuperReg = SDValue(createQuadQRegsNode(MVT::v8i64, V0, V1, V2, V3), 0);
2303 SDValue V3 = (NumVecs == 3)
2306 RegSeq = SDValue(createQuadDRegsNode(MVT::v4i64, V0, V1, V2, V3), 0);