Home | History | Annotate | Download | only in Hexagon

Lines Matching defs:MO

42     Register(const MachineOperand &MO) : R(MO.getReg()), S(MO.getSubReg()) {}
335         for (ConstMIOperands Mo(DefI); Mo.isValid(); ++Mo)
336           if (Mo->isReg() && Mo->isUse())
337             WorkQ.push(Register(Mo->getReg()));
357     MachineOperand &MO = MI->getOperand(i);
358     if (!MO.isReg() || !MO.isUse())
360     Register Reg(MO);